CD4027BNSR
ActiveFLIP FLOP JK-MASTER-SLAVE TYPE POS-EDGE 2-ELEMENT 16-PIN SOP T/R
Deep-Dive with AI
Search across all available documentation for this part.
CD4027BNSR
ActiveFLIP FLOP JK-MASTER-SLAVE TYPE POS-EDGE 2-ELEMENT 16-PIN SOP T/R
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | CD4027BNSR |
|---|---|
| Clock Frequency | 24 MHz |
| Current - Output High, Low [custom] | 6.8 mA |
| Current - Output High, Low [custom] | 6.8 mA |
| Current - Quiescent (Iq) | 4 çA |
| Function | Reset, Set(Preset) |
| Input Capacitance | 5 pF |
| Max Propagation Delay @ V, Max CL | 90 ns |
| Mounting Type | Surface Mount |
| Number of Bits per Element | 1 |
| Number of Elements | 2 |
| Operating Temperature [Max] | 125 °C |
| Operating Temperature [Min] | -55 °C |
| Output Type | Complementary |
| Package / Case | 0.209 " |
| Package / Case | 16-SOIC |
| Package / Case | 5.3 mm |
| Supplier Device Package | 16-SO |
| Trigger Type | Positive Edge |
| Type | JK Type |
| Voltage - Supply [Max] | 18 V |
| Voltage - Supply [Min] | 3 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Cut Tape (CT) | 1 | $ 0.62 | |
| 10 | $ 0.53 | |||
| 25 | $ 0.49 | |||
| 100 | $ 0.40 | |||
| 250 | $ 0.37 | |||
| 500 | $ 0.31 | |||
| 1000 | $ 0.24 | |||
| Digi-Reel® | 1 | $ 0.62 | ||
| 10 | $ 0.53 | |||
| 25 | $ 0.49 | |||
| 100 | $ 0.40 | |||
| 250 | $ 0.37 | |||
| 500 | $ 0.31 | |||
| 1000 | $ 0.24 | |||
| Tape & Reel (TR) | 2000 | $ 0.22 | ||
| 6000 | $ 0.21 | |||
| 10000 | $ 0.19 | |||
| 50000 | $ 0.18 | |||
| Texas Instruments | LARGE T&R | 1 | $ 0.46 | |
| 100 | $ 0.31 | |||
| 250 | $ 0.24 | |||
| 1000 | $ 0.16 | |||
Description
General part information
CD4027B Series
CD4027B is a single monolithic chip integrated circuit containing two identical complementary-symmetry J-K flip flops. Each flip-flop has provisions for individual J, K, Set, Reset, and Clock input signals. Buffered Q andQsignals are provided as outputs. This input-output arrangement provides for compatibile operation with the RCA-CD4013B dual D-type flip-flop.
The CD4027B is useful in performing control, register, and toggle functions. Logic levels present at the J and K inputs along with internal self-steering control the state of each flip-flop; changes in the flip-flop state are synchronous with the postitive-going transition of the clock pulse. Set and reset functions are independent of the clock and are initiated when a high level signal is present at either the Set or Reset input.
The CD4027B types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic packages (E suffice), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).
Documents
Technical documentation and resources
