Zenode.ai Logo
Beta
144-FCBGA
Integrated Circuits (ICs)

ADC09DJ1300AAV

Active
Texas Instruments

DUAL-CHANNEL, 9-BIT, 1.3-GSPS ANALOG-TO-DIGITAL CONVERTER (ADC) WITH JESD204C INTERFACE

Deep-Dive with AI

Search across all available documentation for this part.

144-FCBGA
Integrated Circuits (ICs)

ADC09DJ1300AAV

Active
Texas Instruments

DUAL-CHANNEL, 9-BIT, 1.3-GSPS ANALOG-TO-DIGITAL CONVERTER (ADC) WITH JESD204C INTERFACE

Technical Specifications

Parameters and characteristics for this part

SpecificationADC09DJ1300AAV
ArchitecturePipelined, SAR
ConfigurationADC
Data InterfaceJESD204C, Serial
Input TypeDifferential
Mounting TypeSurface Mount
Number of A/D Converters2
Number of Bits9
Number of Inputs2
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / CaseFCBGA, 144-FBGA
Sampling Rate (Per Second)1.3 G
Supplier Device Package144-FCBGA (10x10)
Voltage - Supply, Analog [Max]2 V, 1.15 V
Voltage - Supply, Analog [Min]1.8 V, 1.05 V
Voltage - Supply, Digital [Max]1.15 V
Voltage - Supply, Digital [Min]1.05 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTray 168$ 54.75
Texas InstrumentsJEDEC TRAY (5+1) 1$ 45.24
100$ 40.95
250$ 39.78
1000$ 39.00

Description

General part information

ADC09DJ1300 Series

ADC09xJ1300 is a family of quad, dual and single channel, 9-bit, 1.3GSPS analog-to-digital converters (ADC). Low power consumption, high sampling rate and 9-bit resolution makes the ADC09xJ1300 ideally suited for suited for a variety of multi-channel communications and test systems.

Full-power input bandwidth (-3dB) of 6GHz enables direct RF sampling of L-band and S-band.

A number of clocking features are included to relax system hardware requirements, such as an internal phase-locked loop (PLL) with integrated voltage-controlled oscillator (VCO) to generate the sampling clock. Four clock outputs are provided to clock the logic and SerDes of the FPGA or ASIC. A timestamp input and output is provided for pulsed systems.