Zenode.ai Logo
Beta
Texas Instruments-SN65HVD1792TDEP Bus Line Transceivers Single Transmitter/Receiver RS-422/RS-485 14-Pin SOIC Tube
Integrated Circuits (ICs)

SN74CBT3125CDE4

Unknown
Texas Instruments

BUS SWITCH 4-ELEMENT CMOS 4-IN 14-PIN SOIC TUBE

Deep-Dive with AI

Search across all available documentation for this part.

Texas Instruments-SN65HVD1792TDEP Bus Line Transceivers Single Transmitter/Receiver RS-422/RS-485 14-Pin SOIC Tube
Integrated Circuits (ICs)

SN74CBT3125CDE4

Unknown
Texas Instruments

BUS SWITCH 4-ELEMENT CMOS 4-IN 14-PIN SOIC TUBE

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74CBT3125CDE4
Circuit1 x 1:1
Independent Circuits4
Mounting TypeSurface Mount
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case14-SOIC
Package / Case [x]0.154 in
Package / Case [y]3.9 mm
TypeBus Switch
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]4.5 V
Voltage Supply SourceSingle Supply

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTube 700$ 0.73

Description

General part information

SN74CBT3125C Series

The SN74CBT3125C is a high-speed TTL-compatible FET bus switch with low ON-state resistance (ron), allowing for minimal propagation delay. Active Undershoot-Protection Circuitry on the A and B ports of the SN74CBT3125C provides protection for undershoot up to –2 V by sensing an undershoot event and ensuring that the switch remains in the proper OFF state.

The SN74CBT3125C is organized as four 1-bit bus switches with separate output-enable (1OE\, 2OE\, 3OE\, 4OE\) inputs. It can be used as four 1-bit bus switches or as one 4-bit bus switch. When OE\ is low, the associated 1-bit bus switch is ON, and the A port is connected to the B port, allowing bidirectional data flow between ports. When OE\ is high, the associated 1-bit bus switch is OFF, and the high-impedance state exists between the A and B ports.

This device is fully specified for partial-power-down applications using Ioff. The Iofffeature ensures that damaging current will not backflow through the device when it is powered down.

Documents

Technical documentation and resources

No documents available