
ADCMP562BRQZ
ActiveDUAL HIGH SPEED PECL COMPARATOR 20 - LEAD QSOP
Deep-Dive with AI
Search across all available documentation for this part.

ADCMP562BRQZ
ActiveDUAL HIGH SPEED PECL COMPARATOR 20 - LEAD QSOP
Technical Specifications
Parameters and characteristics for this part
| Specification | ADCMP562BRQZ |
|---|---|
| CMRR, PSRR (Typ) | 80 dB, 85 dB |
| Current - Input Bias (Max) | 3 µA |
| Current - Output (Typ) | 30 mA |
| Current - Quiescent (Max) | 5 mA, 13 mA, 28 mA |
| Hysteresis | ±1mV |
| Mounting Type | Surface Mount |
| Number of Elements | 2 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Output Type | Complementary, Differential, Open-Emitter, PECL |
| Package / Case | 20-SSOP |
| Package / Case [custom] | 0.154 in |
| Package / Case [custom] | 3.9 mm |
| Propagation Delay (Max) [Max] | 0.83 ns |
| Supplier Device Package | 20-QSOP |
| Type | with Latch |
| Voltage - Input Offset (Max) | 2 mV |
| Voltage - Supply, Single/Dual (±) [Max] | 5.25 V |
| Voltage - Supply, Single/Dual (±) [Min] | -4.75 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tube | 1 | $ 9.71 | |
| 10 | $ 6.73 | |||
| 25 | $ 5.97 | |||
| 100 | $ 5.11 | |||
| 250 | $ 4.69 | |||
| 500 | $ 4.44 | |||
| 1000 | $ 4.23 | |||
Description
General part information
ADCMP562 Series
TheADCMP561/ADCMP562 are high speed comparators fabricated on Analog Devices, Inc., proprietary XFCB process. The devices feature a 700 ps propagation delay with less than 75 ps overdrive dispersion. Dispersion, a measure of the difference in propagation delay under differing overdrive conditions, is a particularly important characteristic of comparators. A separate programmable hysteresis pin is available on the ADCMP562.A differential input stage permits consistent propagation delay with a wide variety of signals in the common-mode range from −2.0 V to +3.0 V. Outputs are complementary digital signals that are fully compatible with PECL 10 K and 10 KH logic families. The outputs provide sufficient drive current to directly drive transmission lines terminated in 50 Ω to VDD − 2 V. A latch input, which is included, permits tracking, track-and-hold, or sample-and-hold modes of operation. The latch input pins contain internal pull-ups that set the latch in tracking mode when left open.The ADCMP561/ADCMP562 are specified over the industrial temperature range (−40°C to +85°C).ApplicationsAutomatic test equipmentHigh speed instrumentationScope and logic analyzer front endsWindow comparatorsHigh speed line receiversThreshold detectionPeak detectionHigh speed triggersPatient diagnosticsDisk drive read channel detectionHand-held test instrumentsZero-crossing detectorsLine receivers and signal restorationClock drivers