Zenode.ai Logo
Beta
14 SOIC
Integrated Circuits (ICs)

NLV74AC74DR2G

Obsolete
ON Semiconductor

DUAL D FLIP-FLOP POSITIVE EDGE TRIGGER

Deep-Dive with AI

Search across all available documentation for this part.

14 SOIC
Integrated Circuits (ICs)

NLV74AC74DR2G

Obsolete
ON Semiconductor

DUAL D FLIP-FLOP POSITIVE EDGE TRIGGER

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationNLV74AC74DR2G
Clock Frequency160 MHz
Current - Output High, Low24 mA
FunctionStandard
Input Capacitance4.5 pF
Max Propagation Delay @ V, Max CL12.5 ns
Mounting TypeSurface Mount
Number of Bits per Element1
Number of Elements2
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Output TypeComplementary
Package / Case14-SOIC
Package / Case [x]0.154 in
Package / Case [y]3.9 mm
Trigger TypePositive Edge
TypeD-Type
Voltage - Supply [Max]6 V
Voltage - Supply [Min]2 V

MC74AC74 Series

Dual D Flip-Flop Positive Edge Trigger

PartClock FrequencyCurrent - Output High, LowPackage / Case [custom]Package / Case [custom]Package / CaseVoltage - Supply [Min]Voltage - Supply [Max]Supplier Device PackageTrigger TypeTypeFunctionOutput TypeNumber of Bits per ElementMax Propagation Delay @ V, Max CLMounting TypeCurrent - Quiescent (Iq)Operating Temperature [Max]Operating Temperature [Min]Input CapacitanceNumber of ElementsPackage / Case [x]Package / Case [y]
14-TSSOP
ON Semiconductor
160 MHz
24 mA
0.173 "
4.4 mm
14-TSSOP
2 V
6 V
14-TSSOP
Positive Edge
D-Type
Reset
Set(Preset)
Complementary
1
10 ns
Surface Mount
20 çA
85 °C
-40 °C
4.5 pF
2
TEXTISTLC2274QPWRQ1
ON Semiconductor
160 MHz
24 mA
14-SOIC
2 V
6 V
14-SOP
Positive Edge
D-Type
Reset
Set(Preset)
Complementary
1
10 ns
Surface Mount
20 çA
85 °C
-40 °C
4.5 pF
2
0.209 "
5.3 mm
FAIFSCMM74C93N
ON Semiconductor
160 MHz
24 mA
14-DIP
2 V
6 V
14-DIP
Positive Edge
D-Type
Reset
Set(Preset)
Complementary
1
10 ns
Through Hole
20 çA
85 °C
-40 °C
4.5 pF
2
0.3 "
7.62 mm
14-SOIC
ON Semiconductor
160 MHz
24 mA
14-SOIC
2 V
6 V
Positive Edge
D-Type
Reset
Set(Preset)
Complementary
1
10 ns
Surface Mount
20 çA
85 °C
-40 °C
4.5 pF
2
0.154 in
3.9 mm
TEXTISTLC2274QPWRQ1
ON Semiconductor
14-TSSOP
ON Semiconductor
160 MHz
24 mA
0.173 "
4.4 mm
14-TSSOP
2 V
6 V
14-TSSOP
Positive Edge
D-Type
Reset
Set(Preset)
Complementary
1
10 ns
Surface Mount
20 çA
85 °C
-40 °C
4.5 pF
2
MC74HC132ADTR2G
ON Semiconductor
160 MHz
24 mA
0.173 "
4.4 mm
14-TSSOP
2 V
6 V
14-TSSOP
Positive Edge
D-Type
Reset
Set(Preset)
Complementary
1
10 ns
Surface Mount
4 çA
85 °C
-40 °C
4.5 pF
2
14 SOIC
ON Semiconductor
160 MHz
24 mA
14-SOIC
2 V
6 V
Positive Edge
D-Type
Standard
Complementary
1
12.5 ns
Surface Mount
85 °C
-40 °C
4.5 pF
2
0.154 in
3.9 mm
14-DIP
ON Semiconductor
160 MHz
24 mA
14-DIP
2 V
6 V
Positive Edge
D-Type
Reset
Set(Preset)
Complementary
1
10 ns
Through Hole
4 çA
85 °C
-40 °C
4.5 pF
2
0.3 "
7.62 mm
TEXTISTLC2274QPWRQ1
ON Semiconductor

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 0.97
10$ 0.57
25$ 0.47
100$ 0.36
250$ 0.31
500$ 0.28
1000$ 0.26
Digi-Reel® 1$ 0.97
10$ 0.57
25$ 0.47
100$ 0.36
250$ 0.31
500$ 0.28
1000$ 0.26
Tape & Reel (TR) 2500$ 0.23
5000$ 0.21
7500$ 0.20
12500$ 0.19
17500$ 0.19
25000$ 0.18

Description

General part information

MC74AC74 Series

The MC74AC74/74ACT74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary (Q,Q) outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input. Asynchronous Inputs:LOW input to SD(Set) sets Q to HIGH level LOW input to CD(Clear) sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on CDand SDmakes both Q and Q HIGH

Documents

Technical documentation and resources