Zenode.ai Logo
Beta
64 HTQFP
Integrated Circuits (ICs)

LMK04714QPAPRQ1

Active
Texas Instruments

AUTOMOTIVE, ULTRA LOW-NOISE 3.2-GHZ, JESD204B AND JESD204C DUAL-LOOP CLOCK JITTER CLEANER

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsDatasheet
64 HTQFP
Integrated Circuits (ICs)

LMK04714QPAPRQ1

Active
Texas Instruments

AUTOMOTIVE, ULTRA LOW-NOISE 3.2-GHZ, JESD204B AND JESD204C DUAL-LOOP CLOCK JITTER CLEANER

Deep-Dive with AI

DocumentsDatasheet

Technical Specifications

Parameters and characteristics for this part

SpecificationLMK04714QPAPRQ1
Differential - Input:Output [custom]True
Differential - Input:Output [custom]True
Divider/MultiplierYes/No
Frequency - Max [Max]3.255 GHz
InputHCSL, LVDS, LVCMOS, LVPECL
Mounting TypeSurface Mount
Number of Circuits1
Operating Temperature [Max]125 °C
Operating Temperature [Min]-40 °C
OutputLVPECL, CML, LVDS, HSDS, LVCMOS
Package / Case64-TQFP Exposed Pad
PLLTrue
Ratio - Input:Output [custom]5
Ratio - Input:Output [custom]15
Supplier Device Package64-HTQFP (10x10)
TypeClock Conditioner
Voltage - Supply [Max]3.465 V
Voltage - Supply [Min]3.135 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTape & Reel (TR) 1000$ 38.77
Texas InstrumentsLARGE T&R 1$ 45.88
100$ 40.79
250$ 33.53
1000$ 29.99

Description

General part information

LMK04714-Q1 Series

The LMK04714-Q1 is a high performance clock conditioner with JEDEC JESD204B/C support for space applications.

The 14 clock outputs from PLL2 can be configured to drive seven JESD204B/C converters or other logic devices using device and SYSREF clocks. SYSREF can be provided using both DC and AC coupling. Not limited to JESD204B/C applications, each of the 14 outputs can be individually configured as high-performance outputs for traditional clocking systems.

This device can be configured for operation in dual PLL, single PLL, or clock distribution modes with or without SYSREF generation or reclocking. PLL2 may operate with either internal or external VCO.

Documents

Technical documentation and resources