CD74HC597M96G4
UnknownSHIFT REGISTER SINGLE 8-BIT SERIAL/PARALLEL TO SERIAL 16-PIN SOIC T/R
Deep-Dive with AI
Search across all available documentation for this part.
CD74HC597M96G4
UnknownSHIFT REGISTER SINGLE 8-BIT SERIAL/PARALLEL TO SERIAL 16-PIN SOIC T/R
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | CD74HC597M96G4 |
|---|---|
| Function | Parallel or Serial to Serial |
| Logic Type | Shift Register |
| Mounting Type | Surface Mount |
| Number of Bits per Element | 8 |
| Number of Elements | 1 |
| Operating Temperature [Max] | 125 °C |
| Operating Temperature [Min] | -55 °C |
| Output Type | Push-Pull |
| Package / Case | 16-SOIC |
| Package / Case [x] | 0.154 in |
| Package / Case [y] | 3.9 mm |
| Supplier Device Package | 16-SOIC |
| Voltage - Supply [Max] | 6 V |
| Voltage - Supply [Min] | 2 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tape & Reel (TR) | 2500 | $ 0.20 | |
| 5000 | $ 0.18 | |||
| 12500 | $ 0.17 | |||
| 25000 | $ 0.16 | |||
| 62500 | $ 0.16 | |||
Description
General part information
CD74HC597 Series
The ’HC597 and CD74HCT597 are high-speed silicon gate CMOS devices that are pin compatible with the LSTTL 597 devices. Each device consists of an 8-flip-flop input register and an 8-bit parallel-in/serial-in, serial-out shift register. Each register is controlled by its own clock. A "low" on the parallel load input (PL\) shifts parallel stored data asynchronously into the shift register. A "low" master input (MR\) clears the shift register. Serial input data can also be synchronously shifted through the shift register when PL\ is high.
The ’HC597 and CD74HCT597 are high-speed silicon gate CMOS devices that are pin compatible with the LSTTL 597 devices. Each device consists of an 8-flip-flop input register and an 8-bit parallel-in/serial-in, serial-out shift register. Each register is controlled by its own clock. A "low" on the parallel load input (PL\) shifts parallel stored data asynchronously into the shift register. A "low" master input (MR\) clears the shift register. Serial input data can also be synchronously shifted through the shift register when PL\ is high.
Documents
Technical documentation and resources
No documents available
