Zenode.ai Logo
Beta
16 SOIC Pin View
Integrated Circuits (ICs)

MC74HC175ADG

Active
ON Semiconductor

FLIP FLOP, 74HC175, D, 22 NS, 35 MHZ, 5.2 MA, 16 PINS, SOIC

Deep-Dive with AI

Search across all available documentation for this part.

16 SOIC Pin View
Integrated Circuits (ICs)

MC74HC175ADG

Active
ON Semiconductor

FLIP FLOP, 74HC175, D, 22 NS, 35 MHZ, 5.2 MA, 16 PINS, SOIC

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationMC74HC175ADG
Clock Frequency35 MHz
Current - Output High, Low [custom]5.2 mA
Current - Output High, Low [custom]5.2 mA
Current - Quiescent (Iq)4 çA
Input Capacitance10 pF
Max Propagation Delay @ V, Max CL22 ns
Mounting TypeSurface Mount
Number of Bits per Element4
Number of Elements1
Operating Temperature [Max]125 °C
Operating Temperature [Min]-55 °C
Output TypeComplementary
Package / Case16-SOIC
Package / Case [x]0.154 in
Package / Case [y]3.9 mm
Supplier Device Package16-SOIC
Trigger TypePositive Edge
TypeD-Type
Voltage - Supply [Max]6 V
Voltage - Supply [Min]2 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTube 1$ 0.72
10$ 0.64
48$ 0.60
144$ 0.45
288$ 0.39
528$ 0.37
1008$ 0.28
2544$ 0.26
5040$ 0.25
NewarkEach 1$ 0.93
10$ 0.56
144$ 0.41
528$ 0.29
1008$ 0.26
2544$ 0.24
10032$ 0.19
ON SemiconductorN/A 1$ 0.16

Description

General part information

MC74HC175A Series

The MM74HC175 high speed D-type flip-flop with complementary outputs utilizes advanced silicon-gate CMOS technology to achieve the high noise immunity and low power consumption of standard CMOS integrated circuits, along with the ability to drive 10 LS-TTL loads. Information at the D inputs of the MM74HC175 is transferred to the Q and Q# outputs on the positive going edge of the clock pulse. Both true and complement outputs from each flip flop are externally available. All four flip-flops are controlled by a common clock and a common CLEAR. Clearing is accomplished by a negative pulse at the CLEAR input. All four Q outputs are cleared to a logical "0" and all four Q# outputs to a logical "1." The 74HC logic family is functionally as well as pin-out compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to VCCand ground.