Zenode.ai Logo
74LV123PW112
Integrated Circuits (ICs)

74HC175PW-Q100J

Active
NXP USA Inc.

IC FF D-TYPE SNGL 4BIT 16TSSOP

Deep-Dive with AI

Search across all available documentation for this part.

74LV123PW112
Integrated Circuits (ICs)

74HC175PW-Q100J

Active
NXP USA Inc.

IC FF D-TYPE SNGL 4BIT 16TSSOP

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

Specification74HC175PW-Q100J
Clock Frequency89 MHz
Current - Output High5.2 mA
Current - Output Low5.2 mA
Current - Quiescent (Iq)8 µA
FunctionMaster Reset
Input Capacitance3.5 pF
Max CL50 pF
Max Propagation Delay30 ns
Mounting TypeSurface Mount
Number of Bits per Element4 bits
Number of Elements1
Operating Temperature (Max)125 °C
Operating Temperature (Min)-40 °C
Output TypeComplementary
Package Length0.173 in
Package Name16-TSSOP
Package Width4.4 mm
Trigger TypePositive Edge
TypeD-Type
Voltage - Supply (Maximum)6 V
Voltage - Supply (Minimum)2 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$Updated
DigikeyBulk 687$ 0.44<3d

CAD

3D models and CAD resources for this part

Description

General part information

74HC175 Series

The MM74HC175 high speed D-type flip-flop with complementary outputs utilizes advanced silicon-gate CMOS technology to achieve the high noise immunity and low power consumption of standard CMOS integrated circuits, along with the ability to drive 10 LS-TTL loads. Information at the D inputs of the MM74HC175 is transferred to the Q and Q# outputs on the positive going edge of the clock pulse. Both true and complement outputs from each flip flop are externally available. All four flip-flops are controlled by a common clock and a common CLEAR. Clearing is accomplished by a negative pulse at the CLEAR input. All four Q outputs are cleared to a logical "0" and all four Q# outputs to a logical "1." The 74HC logic family is functionally as well as pin-out compatible with the standard 74LS logic family. All inputs are protected from damage due to static discharge by internal diode clamps to VCCand ground.

Documents

Technical documentation and resources

No documents available