AT91SAM7SE256B-CUR
ActiveARM MCU, SAM 32 FAMILY AT91SAM7SE SERIES MICROCONTROLLERS, ARM7TDMI, 32 BIT, 55 MHZ, 256 KB
Deep-Dive with AI
Search across all available documentation for this part.
AT91SAM7SE256B-CUR
ActiveARM MCU, SAM 32 FAMILY AT91SAM7SE SERIES MICROCONTROLLERS, ARM7TDMI, 32 BIT, 55 MHZ, 256 KB
Technical Specifications
Parameters and characteristics for this part
| Specification | AT91SAM7SE256B-CUR |
|---|---|
| Connectivity | UART/USART, SPI, SSC, USB, EBI/EMI, I2C |
| Core Processor | ARM7® |
| Core Size [Max] | 32 Bit |
| Core Size [Min] | 16 Bit |
| Data Converters [custom] | 8 |
| Data Converters [custom] | 10 |
| Mounting Type | Surface Mount |
| Number of I/O | 88 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Oscillator Type | Internal |
| Package / Case | 144-LFBGA |
| Program Memory Size | 256 KB |
| Program Memory Type | FLASH |
| Speed | 55 MHz |
| Supplier Device Package | 144-LFBGA (10x10) |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Cut Tape (CT) | 1 | $ 15.29 | |
| Digi-Reel® | 1 | $ 15.29 | ||
| Tape & Reel (TR) | 1000 | $ 12.59 | ||
| Microchip Direct | T/R | 1 | $ 15.29 | |
| 25 | $ 13.89 | |||
| 100 | $ 12.59 | |||
| 1000 | $ 11.51 | |||
| 5000 | $ 11.04 | |||
| Newark | Each (Supplied on Full Reel) | 100 | $ 12.97 | |
Description
General part information
AT91SAM7SE256 Series
Microchip's ARM®-based SAM7SE256 is a member of the SAM7SE series of flash microcontrollers based on the 32-bit ARM7TDMI RISC processor.
It operates at a maximum speed of 55MHz and features 256KB of flash memory and 32KB of SRAM. The peripheral set includes an external bus interface (EBI) supporting static memory, ECC-enabled NAND, CompactFlash and SDRAM, UART, two USARTs, TWI (I2C), SPI, SSC, four 16-bit PWM controllers, three 16-bit timers, an RTT and one 8x10-bit ADC.
It achieves single-cycle instruction access from embedded flash at 27 MIPS. The multi-layer bus matrix, multiple SRAM banks, PDC, and DMA support parallel tasks and maximize data throughput.
Documents
Technical documentation and resources
