
CAHCT139QWBQBRQ1
ActiveAUTOMOTIVE DUAL 2-LINE TO 4-LINE DECODERS OR DEMULTIPLEXERS WITH TTL INPUTS
Deep-Dive with AI
Search across all available documentation for this part.

CAHCT139QWBQBRQ1
ActiveAUTOMOTIVE DUAL 2-LINE TO 4-LINE DECODERS OR DEMULTIPLEXERS WITH TTL INPUTS
Technical Specifications
Parameters and characteristics for this part
| Specification | CAHCT139QWBQBRQ1 |
|---|---|
| null | |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tape & Reel (TR) | 3000 | $ 0.26 | |
| 6000 | $ 0.24 | |||
| 15000 | $ 0.23 | |||
| 30000 | $ 0.22 | |||
| Texas Instruments | LARGE T&R | 1 | $ 0.72 | |
| 100 | $ 0.49 | |||
| 250 | $ 0.38 | |||
| 1000 | $ 0.25 | |||
Description
General part information
SN74AHCT139-Q1 Series
The SN74AHCT139-Q1 contains two 2-line to 4-line decoders/demultiplexers. These devices are designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When used with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.
The SN74AHCT139-Q1 contains two 2-line to 4-line decoders/demultiplexers. These devices are designed to be used in high-performance memory-decoding or data-routing applications requiring very short propagation delay times. In high-performance memory systems, these decoders can be used to minimize the effects of system decoding. When used with high-speed memories utilizing a fast enable circuit, the delay times of these decoders and the enable time of the memory usually are less than the typical access time of the memory. This means that the effective system delay introduced by the decoders is negligible.
Documents
Technical documentation and resources