Zenode.ai Logo
Beta
SMT3
Discrete Semiconductor Products

DTD113EKT146

Active
Rohm Semiconductor

NPN, SOT-346, R1=R2 POTENTIAL DIVIDER TYPE DIGITAL TRANSISTOR (BIAS RESISTOR BUILT-IN TRANSISTOR)

Deep-Dive with AI

Search across all available documentation for this part.

SMT3
Discrete Semiconductor Products

DTD113EKT146

Active
Rohm Semiconductor

NPN, SOT-346, R1=R2 POTENTIAL DIVIDER TYPE DIGITAL TRANSISTOR (BIAS RESISTOR BUILT-IN TRANSISTOR)

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationDTD113EKT146
Current - Collector (Ic) (Max) [Max]500 mA
Current - Collector Cutoff (Max) [Max]500 nA
DC Current Gain (hFE) (Min) @ Ic, Vce [Min]33
Frequency - Transition200 MHz
Mounting TypeSurface Mount
Package / CaseSOT-23-3, TO-236-3, SC-59
Power - Max [Max]200 mW
Resistor - Base (R1)1 kOhms
Resistor - Emitter Base (R2)1 kOhm
Supplier Device PackageSMT3
Transistor TypeNPN - Pre-Biased
Vce Saturation (Max) @ Ib, Ic [Max]300 mV
Voltage - Collector Emitter Breakdown (Max) [Max]50 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 0.39
10$ 0.30
100$ 0.18
500$ 0.17
1000$ 0.12
Digi-Reel® 1$ 0.39
10$ 0.30
100$ 0.18
500$ 0.17
1000$ 0.12
Tape & Reel (TR) 3000$ 0.11
6000$ 0.10
9000$ 0.09
30000$ 0.09
75000$ 0.08
NewarkEach (Supplied on Cut Tape) 1$ 0.55
10$ 0.34
25$ 0.28
50$ 0.22
100$ 0.16
250$ 0.16
500$ 0.15
1000$ 0.14

Description

General part information

DTD113 Series

DTD113ZC is an digital transistor (Resistor built-in type transistor). Built-in bias resistors enable the configuration of an inverter circuit without connecting external input resistors.

Documents

Technical documentation and resources

SMT3 Part Marking

Related Document

SMT3 T146 Taping Spec

Datasheet

Transistor, MOSFET Flammability

Related Document

Technical Data Sheet EN

Datasheet

How to Use LTspice® Models: Tips for Improving Convergence

Schematic Design & Verification

Impedance Characteristics of Bypass Capacitor

Schematic Design & Verification

Measurement Method and Usage of Thermal Resistance RthJC

Thermal Design

Moisture Sensitivity Level - Transistors

Package Information

Method for Calculating Junction Temperature from Transient Thermal Resistance Data

Thermal Design

Temperature derating method for Safe Operating Area (SOA)

Schematic Design & Verification

About Export Regulations

Export Information

Condition of Soldering / Land Pattern Reference

Package Information

Basics of Thermal Resistance and Heat Dissipation

Thermal Design

Package Dimensions

Package Information

Notes for Temperature Measurement Using Thermocouples

Thermal Design

ESD Data

Characteristics Data

Inner Structure

Package Information

Part Explanation

Application Note

How to Use LTspice® Models

Schematic Design & Verification

PCB Layout Thermal Design Guide

Thermal Design

Notes for Calculating Power Consumption:Static Operation

Thermal Design

Certificate of not containing SVHC under REACH Regulation

Environmental Data

Importance of Probe Calibration When Measuring Power: Deskew

Schematic Design & Verification

Calculation of Power Dissipation in Switching Circuit

Schematic Design & Verification

How to Create Symbols for PSpice Models

Models

Notes for Temperature Measurement Using Forward Voltage of PN Junction

Thermal Design

What Is Thermal Design

Thermal Design

Reliability Test Result

Manufacturing Data

List of Transistor Package Thermal Resistance

Thermal Design

What is a Thermal Model? (Transistor)

Thermal Design

Two-Resistor Model for Thermal Simulation

Thermal Design

Method for Monitoring Switching Waveform

Schematic Design & Verification

Precautions When Measuring the Rear of the Package with a Thermocouple

Thermal Design

Overview of ROHM's Simulation Models(for ICs and Discrete Semiconductors)

Technical Article

Compliance of the RoHS directive

Environmental Data

Types and Features of Transistors

Application Note

Anti-Whisker formation - Transistors

Package Information