Zenode.ai Logo
Beta
ROHM BD49K27G-TL
Discrete Semiconductor Products

DTD113ECHZGT116

Active
Rohm Semiconductor

NPN, SOT-23, R1=R2 POTENTIAL DIVIDER TYPE DIGITAL TRANSISTOR (BIAS RESISTOR BUILT-IN TRANSISTOR) FOR AUTOMOTIVE

Deep-Dive with AI

Search across all available documentation for this part.

ROHM BD49K27G-TL
Discrete Semiconductor Products

DTD113ECHZGT116

Active
Rohm Semiconductor

NPN, SOT-23, R1=R2 POTENTIAL DIVIDER TYPE DIGITAL TRANSISTOR (BIAS RESISTOR BUILT-IN TRANSISTOR) FOR AUTOMOTIVE

Technical Specifications

Parameters and characteristics for this part

SpecificationDTD113ECHZGT116
Current - Collector (Ic) (Max) [Max]500 mA
DC Current Gain (hFE) (Min) @ Ic, Vce [Min]33
Frequency - Transition200 MHz
GradeAutomotive
Mounting TypeSurface Mount
Package / CaseSOT-23-3, TO-236-3, SC-59
Power - Max [Max]200 mW
QualificationAEC-Q101
Resistor - Base (R1)1 kOhms
Resistor - Emitter Base (R2)1 kOhm
Supplier Device PackageSST3
Transistor TypeNPN - Pre-Biased
Vce Saturation (Max) @ Ib, Ic [Max]300 mV

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 0.24
10$ 0.16
100$ 0.08
500$ 0.07
1000$ 0.05
Digi-Reel® 1$ 0.24
10$ 0.16
100$ 0.08
500$ 0.07
1000$ 0.05
Tape & Reel (TR) 3000$ 0.04
6000$ 0.04
9000$ 0.03
30000$ 0.03
75000$ 0.03
150000$ 0.02
NewarkEach (Supplied on Cut Tape) 1$ 0.22
10$ 0.13
25$ 0.12
50$ 0.10
100$ 0.08
250$ 0.07
500$ 0.06
1000$ 0.05

Description

General part information

DTD113 Series

DTD113ZC is an digital transistor (Resistor built-in type transistor). Built-in bias resistors enable the configuration of an inverter circuit without connecting external input resistors.

Documents

Technical documentation and resources

Technical Data Sheet EN

Datasheet

SOT-23 T116 Taping Spec

Datasheet

Transistor, MOSFET Flammability

Related Document

SST3 Part Marking

Related Document

AEC-Q101 Automotive Requirements

Related Document

Basics of Thermal Resistance and Heat Dissipation

Thermal Design

Notes for Calculating Power Consumption:Static Operation

Thermal Design

Method for Calculating Junction Temperature from Transient Thermal Resistance Data

Thermal Design

About Export Regulations

Export Information

ESD Data

Characteristics Data

Precautions When Measuring the Rear of the Package with a Thermocouple

Thermal Design

Method for Monitoring Switching Waveform

Schematic Design & Verification

Importance of Probe Calibration When Measuring Power: Deskew

Schematic Design & Verification

Package Dimensions

Package Information

Notes for Temperature Measurement Using Thermocouples

Thermal Design

Two-Resistor Model for Thermal Simulation

Thermal Design

Overview of ROHM's Simulation Models(for ICs and Discrete Semiconductors)

Technical Article

List of Transistor Package Thermal Resistance

Thermal Design

What is a Thermal Model? (Transistor)

Thermal Design

Measurement Method and Usage of Thermal Resistance RthJC

Thermal Design

Moisture Sensitivity Level - Transistors

Package Information

Impedance Characteristics of Bypass Capacitor

Schematic Design & Verification

Types and Features of Transistors

Application Note

Reliability Test Result

Manufacturing Data

Notes for Temperature Measurement Using Forward Voltage of PN Junction

Thermal Design

Explanation for Marking

Package Information

Part Explanation

Application Note

Anti-Whisker formation - Transistors

Package Information

PCB Layout Thermal Design Guide

Thermal Design

What Is Thermal Design

Thermal Design

Calculation of Power Dissipation in Switching Circuit

Schematic Design & Verification

Compliance of the RoHS directive

Environmental Data

How to Use LTspice® Models: Tips for Improving Convergence

Schematic Design & Verification

Certificate of not containing SVHC under REACH Regulation

Environmental Data

How to Use LTspice® Models

Schematic Design & Verification

Condition of Soldering / Land Pattern Reference

Package Information

Temperature derating method for Safe Operating Area (SOA)

Schematic Design & Verification