Integrated Circuits (ICs)

MC100EPT21DG

Active

ON Semiconductor

TRANSLATOR, 2 INPUT, 2.25 NS, 3 V TO 3.6 V, 8 PINS, NSOIC

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsDatasheet Datasheet

Integrated Circuits (ICs)

MC100EPT21DG

Active

ON Semiconductor

TRANSLATOR, 2 INPUT, 2.25 NS, 3 V TO 3.6 V, 8 PINS, NSOIC

Deep-Dive with AI

DocumentsDatasheet Datasheet

Specifications Series Pricing Description Documents

Technical Specifications

Parameters and characteristics for this part

Specification	MC100EPT21DG

Channel Type	Unidirectional
Channels per Circuit	1
Input Signal	LVPECL, CML, LVDS
Mounting Type	Surface Mount
Number of Circuits	1
Operating Temperature [Max]	85 °C
Operating Temperature [Min]	-40 °C
Output Signal	LVCMOS, LVTTL
Output Type	Non-Inverted
Package / Case	8-SOIC
Package / Case [x]	0.154 in
Package / Case [y]	3.9 mm
Supplier Device Package	8-SOIC
Translator Type	Mixed Signal

MC100EPT21 Series

Differential LVPECL/LVDS/CML to LVTTL/LVCMOS Translator

Part	Channels per Circuit	Output Type	Translator Type	Output Signal	Mounting Type	Input Signal	Number of Circuits	Package / Case	Channel Type	Operating Temperature [Max]	Operating Temperature [Min]	Supplier Device Package	Package / Case [y]	Package / Case [x]	Package / Case [custom]	Package / Case
ON Semiconductor MC100EPT21MNR4G	1	Non-Inverted	Mixed Signal	LVCMOS LVTTL	Surface Mount	CML LVDS LVPECL	1	8-VFDFN Exposed Pad	Unidirectional	85 °C	-40 °C	8-DFN (2x2)
ON Semiconductor MC100EPT21DG	1	Non-Inverted	Mixed Signal	LVCMOS LVTTL	Surface Mount	CML LVDS LVPECL	1	8-SOIC	Unidirectional	85 °C	-40 °C	8-SOIC	3.9 mm	0.154 in
ON Semiconductor MC100EPT21DTG	1	Non-Inverted	Mixed Signal	LVCMOS LVTTL	Surface Mount	CML LVDS LVPECL	1	8-MSOP 8-TSSOP	Unidirectional	85 °C	-40 °C	8-TSSOP			0.118 in	3 mm
ON Semiconductor MC100EPT21DTR2G	1	Non-Inverted	Mixed Signal	LVCMOS LVTTL	Surface Mount	CML LVDS LVPECL	1	8-MSOP 8-TSSOP	Unidirectional	85 °C	-40 °C	8-TSSOP			0.118 in	3 mm
ON Semiconductor MC100EPT21MNR4	1	Non-Inverted	Mixed Signal	LVCMOS LVTTL	Surface Mount	CML LVDS LVPECL	1	8-VFDFN Exposed Pad	Unidirectional	85 °C	-40 °C	8-DFN (2x2)

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$

Digikey	Tube	1	$ 10.37
		10	$ 9.37
		98	$ 7.41
		294	$ 6.75
		588	$ 6.32
		1078	$ 5.66

Description

General part information

MC100EPT21 Series

The MC100EPT21 is a Differential LVPECL/LVDS/CML to LVTTL/LVCMOS translator. Because LVPECL/LVDS/CML input levels and LVTTL/LVCMOS output levels are used only +3.3V and ground are required. The small outline 8-lead SOIC package makes the EPT21 ideal for applications which require the translation of a clock or data signal.The VBBoutput allows the EPT21 to be cap coupled in either single-ended or differential input mode. When single-ended cap coupled, VBBoutput tied to the D0 input for a non-inverting buffer or the D0 input for an inverting buffer. When cap coupled differentially, VBBoutput is connected through a resistor to each input pin. If used, the VBBpin should be bypassed to VCCvia a 0.01 F capacitor. For additional information see AND8020. For a single-ended direct connection use an external voltage reference source such as a resistor divider. Do not use VBBfor a single-ended direct connection.

Documents

Technical documentation and resources