Integrated Circuits (ICs)

CD74HC4075PW

Obsolete

3-CH, 3-INPUT, 2-V TO 6-V 5.2-MA DRIVE STRENGTH OR GATE

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsCDx4HC4075 Triple 3-Input OR Gates datasheet (Rev. H)Input and Output Characteristics of Digital Integrated Circuits +12

Integrated Circuits (ICs)

CD74HC4075PW

Obsolete

Texas Instruments

3-CH, 3-INPUT, 2-V TO 6-V 5.2-MA DRIVE STRENGTH OR GATE

Deep-Dive with AI

DocumentsCDx4HC4075 Triple 3-Input OR Gates datasheet (Rev. H)Input and Output Characteristics of Digital Integrated Circuits +12

Specifications Series Pricing Description Documents

Technical Specifications

Parameters and characteristics for this part

Specification	CD74HC4075PW

Current - Output High, Low [custom]	5.2 mA
Current - Output High, Low [custom]	5.2 mA
Input Logic Level - High [Max]	4.2 V
Input Logic Level - High [Min]	1.5 V
Input Logic Level - Low [Max]	1.8 V
Input Logic Level - Low [Min]	0.5 V
Logic Type	OR Gate
Max Propagation Delay @ V, Max CL	17 ns
Mounting Type	Surface Mount
Number of Circuits	3
Number of Inputs	3
Operating Temperature [Max]	125 °C
Operating Temperature [Min]	-55 °C
Package / Case	14-TSSOP
Package / Case [custom]	0.173 "
Package / Case [custom]	4.4 mm
Supplier Device Package	14-TSSOP
Voltage - Supply [Max]	6 V
Voltage - Supply [Min]	2 V

CD74HC4075 Series

3-ch, 3-input, 2-V to 6-V 5.2-mA drive strength OR gate

Part	Input Logic Level - High [Min]	Input Logic Level - High [Max]	Number of Inputs	Voltage - Supply [Min]	Voltage - Supply [Max]	Package / Case	Package / Case [y]	Package / Case [x]	Number of Circuits	Input Logic Level - Low [Max]	Input Logic Level - Low [Min]	Max Propagation Delay @ V, Max CL	Current - Output High, Low [custom]	Current - Output High, Low [custom]	Mounting Type	Logic Type	Operating Temperature [Min]	Operating Temperature [Max]	Package / Case [custom]	Package / Case [custom]	Supplier Device Package
Texas Instruments CD74HC4075E	1.5 V	4.2 V	3	2 V	6 V	14-DIP	7.62 mm	0.3 "	3	1.8 V	0.5 V	17 ns	5.2 mA	5.2 mA	Through Hole	OR Gate	-55 °C	125 °C
Texas Instruments CD74HC4075EG4	1.5 V	4.2 V	3	2 V	6 V	14-DIP	7.62 mm	0.3 "	3	1.8 V	0.5 V	17 ns	5.2 mA	5.2 mA	Through Hole	OR Gate	-55 °C	125 °C
Texas Instruments CD74HC4075PWT	1.5 V	4.2 V	3	2 V	6 V	14-TSSOP			3	1.8 V	0.5 V	17 ns	5.2 mA	5.2 mA	Surface Mount	OR Gate	-55 °C	125 °C	0.173 "	4.4 mm	14-TSSOP
Texas Instruments CD74HC4075PW	1.5 V	4.2 V	3	2 V	6 V	14-TSSOP			3	1.8 V	0.5 V	17 ns	5.2 mA	5.2 mA	Surface Mount	OR Gate	-55 °C	125 °C	0.173 "	4.4 mm	14-TSSOP
Texas Instruments CD74HC4075M	1.5 V	4.2 V	3	2 V	6 V	14-SOIC	3.9 mm	0.154 in	3	1.8 V	0.5 V	17 ns	5.2 mA	5.2 mA	Surface Mount	OR Gate	-55 °C	125 °C
Texas Instruments CD74HC4075MT	1.5 V	4.2 V	3	2 V	6 V	14-SOIC	3.9 mm	0.154 in	3	1.8 V	0.5 V	17 ns	5.2 mA	5.2 mA	Surface Mount	OR Gate	-55 °C	125 °C
Texas Instruments CD74HC4075E-NG	1.5 V	4.2 V	3	2 V	6 V	14-DIP	7.62 mm	0.3 "	3	1.8 V	0.5 V	17 ns	5.2 mA	5.2 mA	Through Hole	OR Gate	-55 °C	125 °C

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$

Digikey	Tube	1	$ 1.16
		10	$ 1.04
		90	$ 0.81
		270	$ 0.76
Texas Instruments	TUBE	1	$ 0.86
		100	$ 0.66
		250	$ 0.49
		1000	$ 0.35

Description

General part information

CD74HC4075 Series

This device contains three independent 3-input OR gates. Each gate performs the Boolean function Y = A + B + C in positive logic.

Documents

Technical documentation and resources

CD74HC4075PW

Deep-Dive with AI

CD74HC4075PW

Deep-Dive with AI

Technical Specifications

CD74HC4075 Series

Pricing

Description

CD74HC4075 Series

Documents

CDx4HC4075 Triple 3-Input OR Gates datasheet (Rev. H)

Input and Output Characteristics of Digital Integrated Circuits

Signal Switch Data Book (Rev. A)

SN54/74HCT CMOS Logic Family Applications and Restrictions

Designing With Logic (Rev. C)

CMOS Power Consumption and CPD Calculation (Rev. B)

LOGIC Pocket Data Book (Rev. B)

Live Insertion

Logic Guide (Rev. AB)

TI IBIS File Creation, Validation, and Distribution Processes

Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)

Implications of Slow or Floating CMOS Inputs (Rev. E)

Semiconductor Packing Material Electrostatic Discharge (ESD) Protection

Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc

CD74HC4075 Series