
A2F500M3G-FGG256
ActiveFPGA SMARTFUSION 500K GATES 80MHZ 130NM (CMOS) TECHNOLOGY 1.5V 256-PIN FPBGA
Deep-Dive with AI
Search across all available documentation for this part.

A2F500M3G-FGG256
ActiveFPGA SMARTFUSION 500K GATES 80MHZ 130NM (CMOS) TECHNOLOGY 1.5V 256-PIN FPBGA
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | A2F500M3G-FGG256 |
|---|---|
| Architecture | MCU, FPGA |
| Connectivity | I2C, EBI/EMI, UART/USART, Ethernet, SPI |
| Core Processor | ARM® Cortex®-M3 |
| Flash Size | 512 KB |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | 0 °C |
| Package / Case | 256-LBGA |
| Peripherals | POR, DMA, WDT |
| Primary Attributes | 11520 D-Flip-Flops |
| Primary Attributes | ProASIC®3 FPGA, 500K Gates |
| RAM Size | 64 KB |
| Speed | 80 MHz |
| Supplier Device Package | 256-FPBGA (17x17) |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
Description
General part information
A2F500M3G Series
Microcontroller Subsystem (MSS)
Hard 100 MHz 32-Bit ARM® Cortex™-M31.25 DMIPS/MHz Throughput from Zero Wait State MemoryMemory Protection Unit (MPU)Single Cycle Multiplication, Hardware DivideJTAG Debug (4 wires), Serial Wire Debug (SWD, 2 wires), and Single Wire Viewer (SWV) Interfaces
1.25 DMIPS/MHz Throughput from Zero Wait State Memory
Documents
Technical documentation and resources
No documents available