Zenode.ai Logo
Beta
64-TQFP
Integrated Circuits (ICs)

TMDS361PAGR

NRND
Texas Instruments

3-GBPS 3-TO-1 HDMI/DVI MUX WITH ADAPTIVE EQUALIZATION

Deep-Dive with AI

Search across all available documentation for this part.

64-TQFP
Integrated Circuits (ICs)

TMDS361PAGR

NRND
Texas Instruments

3-GBPS 3-TO-1 HDMI/DVI MUX WITH ADAPTIVE EQUALIZATION

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationTMDS361PAGR
ApplicationsVideo Display
Control InterfaceLogic, I2C, GPIO
FunctionSwitch
Mounting TypeSurface Mount
Package / Case64-TQFP
StandardsHDMI 1.3a
Supplier Device Package64-TQFP (10x10)
Voltage - Supply [Max]3.6 V
Voltage - Supply [Min]3 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTape & Reel (TR) 1500$ 2.38
3000$ 2.27
Texas InstrumentsLARGE T&R 1$ 4.17
100$ 3.65
250$ 2.56
1000$ 2.06

Description

General part information

TMDS361B Series

The TMDS361B is a three-port digital video interface (DVI) or high-definition multimedia interface (HDMI) switch that allows up to three DVI or HDMI ports to be switched to a single display terminal. Four TMDS channels, one hot-plug detector, and a digital display control (DDC) interface are supported on each port. Each TMDS channel supports signaling rates up to 3 Gbps to allow 1080p resolution in 16-bit color depth. TMDS361B is not intended for source side applications such as external switch boxes.

The TMDS361B provides an adaptive equalizer for different ranges of cable lengths. The equalizer automatically compensates for intersymbol interference [ISI] loss of an HDMI/DVI cable for up to 20 dB at 3 Gbps.

When any of the input ports are selected, the integrated terminations (50-Ω termination resistors pulled up to VCC) are switched on for the TMDS clock channel, the TMDS clock-detection circuit is enabled, and the DDC repeater is enabled. After a valid TMDS clock is detected, the integrated termination resistors for the data lines are enabled, and the output TMDS lines are enabled. When an input port is not selected, the integrated terminations are switched off, the TMDS receivers are disabled, and the DDC repeater is disabled. Clock-detection circuitry provides an automatic power-management feature, because if no valid TMDS clock is detected, the terminations on the input TMDS data lines are disconnected and the TMDS outputs are placed in a high-impedance state.

Documents

Technical documentation and resources