Zenode.ai Logo
Beta
24-LFCSP-WQ
Integrated Circuits (ICs)

ADN2915ACPZ

Obsolete
Analog Devices

CONTINUOUS RATE 6.5 MBPS TO 11.3 GBPS CLOCK AND DATA RECOVERY IC WITH INTEGRATED LIMITING AMP/EQ

Deep-Dive with AI

Search across all available documentation for this part.

24-LFCSP-WQ
Integrated Circuits (ICs)

ADN2915ACPZ

Obsolete
Analog Devices

CONTINUOUS RATE 6.5 MBPS TO 11.3 GBPS CLOCK AND DATA RECOVERY IC WITH INTEGRATED LIMITING AMP/EQ

Technical Specifications

Parameters and characteristics for this part

SpecificationADN2915ACPZ
Differential - Input:Output [custom]True
Differential - Input:Output [custom]True
Frequency - Max [Max]6.5 Mbps
InputCML
Main PurposeSONET/SDH
Mounting TypeSurface Mount
Number of Circuits1
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
OutputCML
Package / Case24-WFQFN Exposed Pad, CSP
PLLTrue
Ratio - Input:Output [custom]1:1
Supplier Device Package24-LFCSP (4x4)
Voltage - Supply [Max]3.63 V
Voltage - Supply [Min]1.14 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$

Description

General part information

ADN2915 Series

The ADN2915 provides the receiver functions of quantization, signal level detect, and clock and data recovery for continuous data rates from 6.5 Mbps to 11.3 Gbps. The ADN2915 automatically locks to all data rates without the need for an external reference clock or programming. ADN2915 jitter performance exceeds all jitter specifications required by SONET/SDH, including jitter transfer, jitter generation, and jitter tolerance.The ADN2915 provides manual or automatic slice adjust and manual sample phase adjusts. Additionally, the user can select a limiting amplifier, equalizer, or bypass at the input. The equalizer is either adaptive or can be manually set.The receiver front-end loss of signal (LOS) detector circuit indicates when the input signal level has fallen below a user-programmable threshold. The LOS detect circuit has hysteresis to prevent chatter at the LOS output. In addition, the input signal strength can be read through the I2C registers.The ADN2915 also supports pseudorandom binary sequence (PRBS) generation, bit error detection, and input data rate readback features.The ADN2915 is available in a compact 4 mm × 4 mm, 24-lead chip scale package (LFCSP). All ADN2915 specifications are defined over the ambient temperature range of −40°C to +85°C, unless otherwise noted.ApplicationsSONET/SDH OC-1/OC-3/OC-12/OC-48/OC-192 and allassociated FEC rates1GFC, 2GFC, 4GFC, 8GFC, 10GFC, 1GE, and 10GEWDM transpondersAny rate regenerators/repeaters