Zenode.ai Logo
Beta
20-pin (PW) package image
Integrated Circuits (ICs)

SN74LVTH373PW

Active
Texas Instruments

3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

Deep-Dive with AI

Search across all available documentation for this part.

20-pin (PW) package image
Integrated Circuits (ICs)

SN74LVTH373PW

Active
Texas Instruments

3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74LVTH373PW
Circuit [custom]8
Circuit [custom]8
Current - Output High, Low [custom]64 mA
Current - Output High, Low [custom]32 mA
Delay Time - Propagation2.7 ns
Independent Circuits1
Logic TypeD-Type Transparent Latch
Mounting TypeSurface Mount
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Output TypeTri-State
Package / Case20-TSSOP
Package / Case [x]0.173 in
Package / Case [y]4.4 mm
Supplier Device Package20-TSSOP
Voltage - Supply [Max]3.6 V
Voltage - Supply [Min]2.7 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTube 1$ 0.61
10$ 0.55
70$ 0.52
140$ 0.42
280$ 0.40
560$ 0.35
1050$ 0.33
Texas InstrumentsTUBE 1$ 0.71
100$ 0.54
250$ 0.40
1000$ 0.29

Description

General part information

SN74LVTH373-EP Series

These octal latches are designed specifically for low-voltage (3.3-V) VCCoperation, but with the capability to provide a TTL interface to a 5-V system environment.

While the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the logic levels set up at the D inputs.

A buffered output-enable (OE)\ input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.