Zenode.ai Logo
Beta
Log InSign Up
8-SOIC
Integrated Circuits (ICs)

M95256-WMN6TP

Active
STMicroelectronics

EEPROM, SERIAL SPI, 256 KBIT, 32K X 8BIT, 20 MHZ, 8 PINS, SOIC N

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsDatasheet+9
8-SOIC
Integrated Circuits (ICs)

M95256-WMN6TP

Active
STMicroelectronics

EEPROM, SERIAL SPI, 256 KBIT, 32K X 8BIT, 20 MHZ, 8 PINS, SOIC N

Deep-Dive with AI

DocumentsDatasheet+9

Technical Specifications

Parameters and characteristics for this part

SpecificationM95256-WMN6TP
Clock Frequency20 MHz
Memory FormatEEPROM
Memory InterfaceSPI
Memory Organization32K x 8
Memory Size32 KB
Memory TypeNon-Volatile
Mounting TypeSurface Mount
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case8-SOIC
Package / Case [x]0.154 in
Package / Case [y]3.9 mm
Supplier Device Package8-SOIC
TechnologyEEPROM
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]2.5 V
Write Cycle Time - Word, Page5 ms

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 0.74
10$ 0.68
25$ 0.67
50$ 0.66
100$ 0.59
250$ 0.59
500$ 0.58
1000$ 0.56
Digi-Reel® 1$ 0.74
10$ 0.68
25$ 0.67
50$ 0.66
100$ 0.59
250$ 0.59
500$ 0.58
1000$ 0.56
Tape & Reel (TR) 2500$ 0.54
5000$ 0.51
12500$ 0.49
NewarkEach (Supplied on Cut Tape) 1$ 0.81
10$ 0.76
25$ 0.74
50$ 0.73
100$ 0.72
250$ 0.70
500$ 0.69
1000$ 0.67

Description

General part information

M95256-A145 Series

The M95256-A125 and M95256-A145 are 256-Kbit serial EEPROM Automotive grade devices operating up to 145°C. They are compliant with the very high level of reliability defined by the Automotive standard AEC-Q100 grade 0.

The devices are accessed by a simple serial SPI compatible interface running up to 20 MHz.

The memory array is based on advanced true EEPROM technology (Electrically Erasable PROgrammable Memory). The M95256-A125 and M95256-A145 are byte-alterable memories (32768 × 8 bits) organized as 512 pages of 64 byte in which the data integrity is significantly improved with an embedded Error Correction Code logic.