Zenode.ai Logo
Beta
56-TSSOP
Integrated Circuits (ICs)

SN74ALVCH162841DLR

Obsolete
Texas Instruments

IC LATCH 20BIT BUS D 3ST 56-SSOP

Deep-Dive with AI

Search across all available documentation for this part.

56-TSSOP
Integrated Circuits (ICs)

SN74ALVCH162841DLR

Obsolete
Texas Instruments

IC LATCH 20BIT BUS D 3ST 56-SSOP

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74ALVCH162841DLR
Circuit10:10
Current - Output High, Low [custom]12 mA
Current - Output High, Low [custom]12 mA
Delay Time - Propagation1 ns
Independent Circuits2
Logic TypeD-Type Transparent Latch
Mounting TypeSurface Mount
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Output TypeTri-State
Package / Case0.295 in
Package / Case56-BSSOP
Package / Case7.5 mm
Supplier Device Package56-SSOP
Voltage - Supply [Max]3.6 V
Voltage - Supply [Min]1.65 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$

Description

General part information

SN74ALVCH162841 Series

This 20-bit bus-interface D-type latch is designed for 1.65-V to 3.6-V VCCoperation.

The SN74ALVCH162841 features 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. This device is particularly suitable for implementing buffer registers, unidirectional bus drivers, and working registers.

The SN74ALVCH162841 can be used as two 10-bit latches or one 20-bit latch. The 20 latches are transparent D-type latches. The device has noninverting data (D) inputs and provides true data at its outputs. While the latch-enable (1LE or 2LE) input is high, the Q outputs of the corresponding 10-bit latch follow the D inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

Documents

Technical documentation and resources

No documents available