Zenode.ai Logo
Beta
8-VSSOP
Integrated Circuits (ICs)

SN65LVDS9637DGKG4

Unknown
Texas Instruments

IC RECEIVER 0/2 8VSSOP

Deep-Dive with AI

Search across all available documentation for this part.

8-VSSOP
Integrated Circuits (ICs)

SN65LVDS9637DGKG4

Unknown
Texas Instruments

IC RECEIVER 0/2 8VSSOP

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationSN65LVDS9637DGKG4
Data Rate150 Mbps
Mounting TypeSurface Mount
Number of Drivers/Receivers [custom]2
Number of Drivers/Receivers [custom]0
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case8-MSOP, 8-TSSOP
Package / Case3 mm
Package / Case [custom]0.118 in
ProtocolLVDS
TypeReceiver
Voltage - Supply [Max]3.6 V
Voltage - Supply [Min]3 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTube 240$ 2.22

Description

General part information

SN65LVDS9637B Series

This family of differential line receivers offers improved performance and features that implement the electrical characteristics of low-voltage differential signaling (LVDS). LVDS is defined in the TIA/EIA-644 standard. This improved performance represents the second generation of receiver products for this standard, providing a better overall solution for the cabled environment. This generation of products is an extension to TI's overall product portfolio and is not necessarily a replacement for older LVDS receivers.

Improved features include an input common-mode voltage range 2 V wider than the minimum required by the standard. This will allow longer cable lengths by tripling the allowable ground noise tolerance to 3 V between a driver and receiver. TI has additionally introduced an even wider input common-mode voltage range of -4 to 5 V in their SN65LVDS/T33 and SN65LVDS/T34.

Precise control of the differential input voltage thresholds now allows for inclusion of 50 mV of input voltage hysteresis to improve noise rejection on slowly changing input signals. The input thresholds are still no more than ±50 mV over the full input common-mode voltage range.

Documents

Technical documentation and resources

No documents available