Zenode.ai Logo
Beta
Analog Devices-AD9248BCPZRL-65 Analog to Digital Converters - ADCs 2-Channel Dual ADC Pipelined 65Msps 14-bit Parallel 64-Pin LFCSP EP T/R
Integrated Circuits (ICs)

AD9613BCPZRL7-250

Active
Analog Devices

2-CHANNEL DUAL ADC PIPELINED 250MSPS 12-BIT PARALLEL 64-PIN LFCSP EP T/R

Analog Devices-AD9248BCPZRL-65 Analog to Digital Converters - ADCs 2-Channel Dual ADC Pipelined 65Msps 14-bit Parallel 64-Pin LFCSP EP T/R
Integrated Circuits (ICs)

AD9613BCPZRL7-250

Active
Analog Devices

2-CHANNEL DUAL ADC PIPELINED 250MSPS 12-BIT PARALLEL 64-PIN LFCSP EP T/R

Technical Specifications

Parameters and characteristics for this part

SpecificationAD9613BCPZRL7-250
ArchitecturePipelined
ConfigurationS/H-ADC
Data InterfaceLVDS - Parallel
FeaturesSimultaneous Sampling
Input TypeDifferential
Mounting TypeSurface Mount
Number of A/D Converters2
Number of Bits12 bits
Number of Inputs2
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case64-VFQFN Exposed Pad, CSP
Ratio - S/H:ADC1:1
Reference TypeInternal
Sampling Rate (Per Second)250 M
Supplier Device Package64-LFCSP-VQ (9x9)
Voltage - Supply, Analog [Max]1.9 V
Voltage - Supply, Analog [Min]1.7 V
Voltage - Supply, Digital [Max]1.9 V
Voltage - Supply, Digital [Min]1.7 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTape & Reel (TR) 750$ 114.99

Description

General part information

AD9613 Series

The AD9613 is a dual 12-bit, analog-to-digital converter (ADC) with sampling speeds up to 250 MSPS. The AD9613 is designed to support communications applications where low cost, small size, wide bandwidth and versatility are desired.The dual ADC core features a multistage, differential pipelined architecture with integrated output error correction logic. Each ADC features wide bandwidth inputs supporting a variety of user-selectable input ranges. An integrated voltage reference eases design considerations. A duty cycle stabilizer is provided to compensate for variations in the ADC clock duty cycle, allowing the converters to maintain excellent performance.The ADC output data are routed directly to the two external 12- bit LVDS output ports and formatted either as interleaved or channel multiplexed.Flexible power-down options allow significant power savings, when desired.Programming for setup and control are accomplished using a 3- wire SPI-compatible serial interface.The AD9613 is available in a 64-lead LFCSP and is specified over the industrial temperature range of −40°C to +85°C.PRODUCT HIGHLIGHTSIntegrated dual, 12-bit, 170 MSPS/210 MSPS/250 MSPS ADCs.Fast overrange and threshold detect.Proprietary differential input maintains excellent SNR performance for input frequencies up to 400 MHz.SYNC input allows synchronization of multiple devices.3-pin, 1.8V SPI port for register programming and register readback.Pin compatibility with the AD9643, allowing a simple migration up to 14 bits, and with theAD6649and theAD6643.ApplicationsCommunicationsDiversity radio systemsMultimode digital receivers (3G)TD-SCDMA, WiMax, WCDMA, CDMA2000, GSM, EDGE, LTEI/Q demodulation systemsSmart antenna systemsGeneral-purpose software radiosUltrasound equipmentBroadband data applications