STM32H523ZET6
ActiveHIGH-PERFORMANCE, ARM CORTEX-M33, MCU WITH 512-KBYTE FLASH, 272-KBYTE RAM, 250 MHZ CPU
STM32H523ZET6
ActiveHIGH-PERFORMANCE, ARM CORTEX-M33, MCU WITH 512-KBYTE FLASH, 272-KBYTE RAM, 250 MHZ CPU
Technical Specifications
Parameters and characteristics for this part
| Specification | STM32H523ZET6 |
|---|---|
| Connectivity | SPI, FIFO, I2C, UART/USART, IrDA, CANbus, MMC/SD/SDIO, USB, SMBus, LINbus |
| Core Processor | ARM® Cortex®-M33 |
| Core Size | 32-Bit |
| Data Converters | A/D 20x10b SAR |
| Mounting Type | Surface Mount |
| Number of I/O | 112 |
| Operating Temperature [Max] | 85 C |
| Operating Temperature [Min] | -40 ¯C |
| Oscillator Type | External, Internal |
| Package / Case | 144-LQFP |
| Peripherals | POR, WDT, PWM, Brown-out Detect/Reset, DMA, I2S |
| Program Memory Size | 512 KB |
| Program Memory Type | FLASH |
| RAM Size | 272 K |
| Speed | 250 MHz |
| Supplier Device Package | 144-LQFP (20x20) |
| Voltage - Supply (Vcc/Vdd) [Max] | 3.6 V |
| Voltage - Supply (Vcc/Vdd) [Min] | 1.71 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
Description
General part information
STM32H523ZE Series
The STM32H523xx devices are high-performance microcontrollers of the STM32H5 series, based on the high-performance Arm®Cortex®-M33 32-bit RISC core. They operate at a frequency of up to 250 MHz.
The Cortex®-M33 core features a single-precision floating-point unit (FPU), which supports all the Arm®single-precision data-processing instructions and all the data types. This core implements a full set of DSP (digital signal processing) instructions and a memory protection unit (MPU) that enhances the application security.
The devices embed high-speed memories (512 Kbytes of dual bank flash memory and 272 Kbytes of SRAM), a flexible external memory controller (FMC) for devices with packages of 100 pins and more, one OCTOSPI memory interface (at least one Quad-SPI available on all packages), and an extensive range of enhanced I/Os and peripherals connected to three APB buses, three AHB buses, and a 32-bit multi-AHB bus matrix.
Documents
Technical documentation and resources
