Deep-Dive with AI
Search across all available documentation for this part.
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | SN74AS286NSR |
|---|---|
| Current - Output High, Low [custom] | 15 mA |
| Current - Output High, Low [custom] | 48 mA |
| Current - Output High, Low [custom] | 20 mA |
| Current - Output High, Low [custom] | 2 mA |
| Logic Type | Parity Generator/Checker |
| Mounting Type | Surface Mount |
| Number of Circuits | 9-Bit |
| Operating Temperature [Max] | 70 °C |
| Operating Temperature [Min] | 0 °C |
| Package / Case | 14-SOIC |
| Package / Case [x] | 0.209 " |
| Package / Case [y] | 5.3 mm |
| Supplier Device Package | 14-SO |
| Voltage - Supply [Max] | 5.5 V |
| Voltage - Supply [Min] | 4.5 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
Description
General part information
SN74AS286 Series
The SN54AS286 and SN74AS286 universal 9-bit parity generators/checkers feature a local output for parity checking and a 48-mA bus-drivingparity input/output (I/O) port for parity generation/checking. The word-length capability is easily expanded by cascading.
The transmit () control input is implemented specifically to accommodate cascading. Whenis low, the parity tree is disabled and PARITY ERROR remains at a high logic level regardless of the input levels. Whenis high, the parity tree is enabled. PARITY ERROR indicates a parity error when either an even number of inputs (A-I) are high and PARITY I/O is forced to a low logic level, or when an odd number of inputs are high and PARITY I/O is forced to a high logic level.
The I/O control circuitry was designed so that the I/O port remains in the high-impedance state during power up or power down to prevent bus glitches.
Documents
Technical documentation and resources
No documents available
