Zenode.ai Logo
Beta
STMICROELECTRONICS M95128-DRMN3TP/K
Integrated Circuits (ICs)

M24C32-DRMN3TP/K

Active
STMicroelectronics

EEPROM, 32KBIT, -40 TO 125DEG C ROHS COMPLIANT: YES

Deep-Dive with AI

Search across all available documentation for this part.

STMICROELECTRONICS M95128-DRMN3TP/K
Integrated Circuits (ICs)

M24C32-DRMN3TP/K

Active
STMicroelectronics

EEPROM, 32KBIT, -40 TO 125DEG C ROHS COMPLIANT: YES

Technical Specifications

Parameters and characteristics for this part

SpecificationM24C32-DRMN3TP/K
Access Time450 ns
GradeAutomotive
Memory FormatEEPROM
Memory InterfaceI2C
Memory Organization4K x 8
Memory Size4 kB
Memory TypeNon-Volatile
Mounting TypeSurface Mount
Operating Temperature [Max]125 °C
Operating Temperature [Min]-40 °C
Package / Case0.154 in
Package / Case8-SOIC
Package / Case3.9 mm
QualificationAEC-Q100
Supplier Device Package8-SOIC
TechnologyEEPROM
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]1.8 V
Write Cycle Time - Word, Page4 ms

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 0.68
10$ 0.64
25$ 0.62
50$ 0.61
100$ 0.60
250$ 0.58
500$ 0.57
1000$ 0.55
Digi-Reel® 1$ 0.68
10$ 0.64
25$ 0.62
50$ 0.61
100$ 0.60
250$ 0.58
500$ 0.57
1000$ 0.55
N/A 25195$ 0.68
Tape & Reel (TR) 2500$ 0.55
5000$ 0.54
7500$ 0.53
12500$ 0.52
17500$ 0.51
NewarkEach (Supplied on Cut Tape) 1$ 0.91
10$ 0.87
25$ 0.85
50$ 0.84
100$ 0.82
250$ 0.81
500$ 0.79
1000$ 0.78

Description

General part information

M24C32 Series

The M24C32-A125 is a 32-Kbit serial EEPROM automotive grade device operating up to 125 °C. The M24C32-A125 is compliant with the very high level of reliability defined by the automotive standard AEC-Q100 grade 1.

The device is accessed by a simple serial I2C compatible interface running up to 1 MHz.

The memory array is based on advanced true EEPROM technology (electrically erasable programmable memory). The M24C32-A125 is byte-alterable memories (4096 K × 8 bits) organized as 128 pages of 32 byte in which the data integrity is significantly improved with an embedded error correction code logic.