V62/22610-01XF
ActiveENHANCED-PRODUCT, QUAD-CHANNEL, 12-BIT, 1.6-GSPS ADC WITH JESD204C INTERFACE
Deep-Dive with AI
Search across all available documentation for this part.
V62/22610-01XF
ActiveENHANCED-PRODUCT, QUAD-CHANNEL, 12-BIT, 1.6-GSPS ADC WITH JESD204C INTERFACE
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | V62/22610-01XF |
|---|---|
| Architecture | Pipelined, SAR |
| Configuration | ADC |
| Data Interface | JESD204B, JESD204C |
| Features | Temperature Sensor |
| Grade | Automotive |
| Input Type | Single Ended, Differential |
| Mounting Type | Surface Mount |
| Number of A/D Converters | 4 |
| Number of Bits | 12 bits |
| Number of Inputs | 4 |
| Operating Temperature [Max] | 125 °C |
| Operating Temperature [Min] | -55 °C |
| Package / Case | FCBGA, 144-FBGA |
| Qualification | AEC-Q100 |
| Ratio - S/H:ADC | 0:4 |
| Reference Type | External, Internal |
| Sampling Rate (Per Second) | 1.6 G |
| Supplier Device Package | 144-FCBGA (10x10) |
| Voltage - Supply, Analog [Max] | 2 V, 1.15 V |
| Voltage - Supply, Analog [Min] | 1.8 V, 1.05 V |
| Voltage - Supply, Digital [Max] | 1.15 V, 2 V |
| Voltage - Supply, Digital [Min] | 1.05 V, 1.8 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Bulk | 1 | $ 1579.00 | |
| Texas Instruments | JEDEC TRAY (5+1) | 1 | $ 1477.20 | |
| 100 | $ 1354.10 | |||
| 250 | $ 1280.24 | |||
| 1000 | $ 1231.00 | |||
Description
General part information
ADC12QJ1600-EP Series
ADC12QJ1600-EP is a quad channel, 12-bit, 1.6GSPS analog-to-digital converters (ADC). Low power consumption, high sampling rate and 12-bit resolution makes the device suited for a variety of multi-channel communications systems.
Full-power input bandwidth (-3dB) of 6GHz enables direct RF sampling of L-band and S-band.
A number of clocking features are included to relax system hardware requirements, such as an internal phase-locked loop (PLL) with integrated voltage-controlled oscillator (VCO) to generate the sampling clock. Four clock outputs are provided to clock the logic and SerDes of the FPGA or ASIC. A timestamp input and output is provided for pulsed systems.
Documents
Technical documentation and resources