
FDMC007N08LC
ActiveN-CHANNEL SHIELDED GATE POWERTRENCH<SUP>®</SUP> MOSFET 80V, 66A, 7.0MΩ
Deep-Dive with AI
Search across all available documentation for this part.

FDMC007N08LC
ActiveN-CHANNEL SHIELDED GATE POWERTRENCH<SUP>®</SUP> MOSFET 80V, 66A, 7.0MΩ
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | FDMC007N08LC |
|---|---|
| Current - Continuous Drain (Id) @ 25°C | 66 A |
| Drain to Source Voltage (Vdss) | 80 V |
| Drive Voltage (Max Rds On, Min Rds On) | 10 V, 4.5 V |
| FET Type | N-Channel |
| Gate Charge (Qg) (Max) @ Vgs [Max] | 41 nC |
| Input Capacitance (Ciss) (Max) @ Vds [Max] | 2940 pF |
| Mounting Type | Surface Mount |
| Operating Temperature [Max] | 150 °C |
| Operating Temperature [Min] | -55 °C |
| Package / Case | 8-PowerWDFN |
| Power Dissipation (Max) | 57 W |
| Rds On (Max) @ Id, Vgs | 7 mOhm |
| Supplier Device Package | 8-PQFN, Power33 |
| Supplier Device Package [x] | 3.3 mm |
| Supplier Device Package [y] | 3.3 mm |
| Technology | MOSFET (Metal Oxide) |
| Vgs (Max) | 20 V |
| Vgs(th) (Max) @ Id | 2.5 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Cut Tape (CT) | 1 | $ 2.93 | |
| 10 | $ 1.90 | |||
| 100 | $ 1.31 | |||
| 500 | $ 1.06 | |||
| 1000 | $ 0.98 | |||
| Digi-Reel® | 1 | $ 2.93 | ||
| 10 | $ 1.90 | |||
| 100 | $ 1.31 | |||
| 500 | $ 1.06 | |||
| 1000 | $ 0.98 | |||
| Tape & Reel (TR) | 3000 | $ 0.92 | ||
| Newark | Each (Supplied on Full Reel) | 3000 | $ 1.16 | |
| 6000 | $ 1.10 | |||
| 12000 | $ 0.99 | |||
| 18000 | $ 0.95 | |||
| 30000 | $ 0.92 | |||
| ON Semiconductor | N/A | 1 | $ 0.98 | |
Description
General part information
FDMC007N08LC Series
This device includes two specialized N-Channel MOSFETs in a dual power33(3mm X 3mm MLP) package. The switch node has been internally connected to enable easy placement and routing of synchronous buck converters. The control MOSFET (Q1) and synchronous MOSFET (Q2) have been designed to provide optimal power efficiency.
Documents
Technical documentation and resources