
SY89200UMG
ActiveCLOCK BUFFER, DIVIDER, FANOUT 1.5 GHZ TO 8 OUTPUTS, 2.375 V TO 2.625 V, 32 PINS, QFN-EP
Deep-Dive with AI
Search across all available documentation for this part.

SY89200UMG
ActiveCLOCK BUFFER, DIVIDER, FANOUT 1.5 GHZ TO 8 OUTPUTS, 2.375 V TO 2.625 V, 32 PINS, QFN-EP
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | SY89200UMG |
|---|---|
| Differential - Input:Output [custom] | True |
| Differential - Input:Output [custom] | True |
| Frequency - Max [Max] | 1.5 GHz |
| Input | PECL, LVDS, CML |
| Mounting Type | Surface Mount |
| Number of Circuits | 1 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Output | LVDS |
| Package / Case | 32-VFQFN Exposed Pad |
| Ratio - Input:Output | 1:8 |
| Supplier Device Package | 32-QFN (5x5) |
| Type | Fanout Buffer (Distribution), Divider, Multiplexer |
| Voltage - Supply [Max] | 2.625 V |
| Voltage - Supply [Min] | 2.375 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tube | 1 | $ 12.49 | |
| 25 | $ 10.41 | |||
| 100 | $ 9.46 | |||
| Microchip Direct | TUBE | 1 | $ 12.49 | |
| 25 | $ 10.41 | |||
| 100 | $ 9.46 | |||
| 1000 | $ 9.14 | |||
| 5000 | $ 9.04 | |||
Description
General part information
SY89200U Series
The SY89200U is a 2.5V precision, high-speed, integrated clock divider and LVDS fanout buffer capable of handling clocks up to 1.5GHz. Optimized for communications applications, the three independently controlled output banks are phase matched and can be configured for pass through (÷1), ÷2 or ÷4 divider ratios.The differential input includes Micrel's unique, 3-pin input termination architecture that allows the user to interface to any differential signal path. The low-skew, low-jitter outputs are LVDS-compatible with extremely fast rise/fall times guaranteed to be less than 150ps.The EN (enable) input guarantees that the ÷1, ÷2 and ÷4 outputs will start from the same state without any runt pulse after an asynchronous master rest (MR) is asserted. This is accomplished by enabling the outputs after a four-clock delay to allow the counters to synchronize.The SY89200U is part of Micrel's Precision Edge® product family.
Documents
Technical documentation and resources