Zenode.ai Logo
Beta
VSSOP (DCU)
Integrated Circuits (ICs)

SN74LVC1G29DCUR

Active
Texas Instruments

IC DECODER/DEMUX 1X2:3 8VSSOP

Deep-Dive with AI

Search across all available documentation for this part.

VSSOP (DCU)
Integrated Circuits (ICs)

SN74LVC1G29DCUR

Active
Texas Instruments

IC DECODER/DEMUX 1X2:3 8VSSOP

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74LVC1G29DCUR
Circuit1 x 2:3
Current - Output High, Low [x]32 mA
Current - Output High, Low [y]32 mA
Independent Circuits1
Mounting TypeSurface Mount
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case8-VFSOP
Package / Case [y]2.3 mm
Package / Case [y]0.091 in
TypeDecoder/Demultiplexer
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]1.65 V
Voltage Supply SourceSingle Supply

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 0.91
10$ 0.57
25$ 0.48
100$ 0.37
250$ 0.32
500$ 0.29
1000$ 0.26
Digi-Reel® 1$ 0.91
10$ 0.57
25$ 0.48
100$ 0.37
250$ 0.32
500$ 0.29
1000$ 0.26
Tape & Reel (TR) 3000$ 0.23
6000$ 0.21
9000$ 0.20
15000$ 0.19
21000$ 0.19
30000$ 0.18
Texas InstrumentsLARGE T&R 1$ 0.39
100$ 0.26
250$ 0.20
1000$ 0.14

Description

General part information

SN74LVC1G29 Series

This decoder is designed for 1.65-V to 5.5-V VCCoperation.

The SN74LVC1G29 device is a 2-of-3 decoder/demultiplexer. When the enable (G) input signal is low, only one of the outputs is in the low state, depending on the input levels of A0 and A1. WhenGis high, Y0, Y1, and Y2 are high, regardless of the input states.

This device is fuly specified for partial-power-down applications using Ioff. The Ioffcircuitry disable the outputs, preventing damaging current backflow through the device when it is powered down.

Documents

Technical documentation and resources

Input and Output Characteristics of Digital Integrated Circuits

Application note

Texas Instruments Little Logic Application Report

Application note

Logic Guide (Rev. AB)

Selection guide

Use of the CMOS Unbuffered Inverter in Oscillator Circuits

Application note

Bus-Interface Devices With Output-Damping Resistors Or Reduced-Drive Outputs (Rev. A)

Application note

CMOS Power Consumption and CPD Calculation (Rev. B)

Application note

TI IBIS File Creation, Validation, and Distribution Processes

Application note

Semiconductor Packing Material Electrostatic Discharge (ESD) Protection

Application note

Design Summary for WCSP Little Logic (Rev. B)

Product overview

Migration From 3.3-V To 2.5-V Power Supplies For Logic Devices

Application note

Standard Linear & Logic for PCs, Servers & Motherboards

More literature

LOGIC Pocket Data Book (Rev. B)

User guide

How to Select Little Logic (Rev. A)

Application note

16-Bit Widebus Logic Families in 56-Ball, 0.65-mm Pitch Very Thin Fine-Pitch BGA (Rev. B)

Application note

Low-Voltage Logic (LVC) Designer's Guide

Design guide

Power-Up 3-State (PU3S) Circuits in TI Standard Logic Devices

Application note

Signal Switch Data Book (Rev. A)

User guide

2-of-3 Decoder/Demultiplexer datasheet (Rev. C)

Data sheet

Live Insertion

Application note

Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)

Application note

STANDARD LINEAR AND LOGIC FOR DVD/VCD PLAYERS

More literature

LVC Characterization Information

Application note

Understanding Advanced Bus-Interface Products Design Guide

Application note

Selecting the Right Level Translation Solution (Rev. A)

Application note

Little Logic Guide 2018 (Rev. G)

Selection guide

LVC and LV Low-Voltage CMOS Logic Data Book (Rev. B)

User guide

Implications of Slow or Floating CMOS Inputs (Rev. E)

Application note