Deep-Dive with AI
Search across all available documentation for this part.
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | ZL30101QDG1 |
|---|---|
| Differential - Input:Output | False |
| Frequency - Max [Max] | 65.536 MHz |
| Input | Crystal, Clock |
| Main Purpose | T1/E1 |
| Mounting Type | Surface Mount |
| Number of Circuits | 1 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Output | Clock |
| Package / Case | 64-TQFP |
| PLL | True |
| Ratio - Input:Output | 3:8 |
| Supplier Device Package | 64-TQFP (10x10) |
| Voltage - Supply [Max] | 3.63 V |
| Voltage - Supply [Min] | 2.97 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tray | 160 | $ 49.05 | |
| Microchip Direct | TRAY | 1 | $ 60.94 | |
| 25 | $ 50.79 | |||
| 100 | $ 46.17 | |||
| 1000 | $ 42.64 | |||
| 5000 | $ 40.45 | |||
Description
General part information
ZL30101 Series
The ZL30101 Stratum 3 System Synchronizer contains a digital phase-locked loop (DPLL), which provides timing and synchronization for multi-trunk T1 and E1 transmission equipment.
The ZL30101 generates ST-BUS and other TDM clock and framing signals that are phase locked to one of two input references. It helps ensure system reliability by monitoring its references for accuracy and stability and by maintaining stable output clocks during reference switching operations and during short periods when a reference is unavailable.
The ZL30101 is intended to be the central timing and synchronization resource for network equipment that complies with Telcordia, ETSI, ITU-T and ANSI network specifications.
Documents
Technical documentation and resources