CD74HC4015E
Active4 2V~6V 2 SERIAL TO PARALLEL PDIP-16 SHIFT REGISTERS ROHS
Deep-Dive with AI
Search across all available documentation for this part.
CD74HC4015E
Active4 2V~6V 2 SERIAL TO PARALLEL PDIP-16 SHIFT REGISTERS ROHS
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | CD74HC4015E |
|---|---|
| Function | Serial to Parallel |
| Logic Type | Shift Register |
| Mounting Type | Through Hole |
| Number of Bits per Element | 4 |
| Number of Elements | 2 |
| Operating Temperature [Max] | 125 °C |
| Operating Temperature [Min] | -55 °C |
| Output Type | Push-Pull |
| Package / Case | 0.3 in |
| Package / Case | 16-DIP |
| Package / Case | 7.62 mm |
| Supplier Device Package | 16-PDIP |
| Voltage - Supply [Max] | 6 V |
| Voltage - Supply [Min] | 2 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tube | 1 | $ 1.38 | |
| 10 | $ 1.24 | |||
| 25 | $ 1.17 | |||
| 100 | $ 0.99 | |||
| 250 | $ 0.93 | |||
| 317 | $ 0.95 | |||
| 500 | $ 0.82 | |||
| LCSC | N/A | 1 | $ 0.00 | |
| Texas Instruments | TUBE | 1 | $ 1.72 | |
| 100 | $ 1.42 | |||
| 250 | $ 1.02 | |||
| 1000 | $ 0.77 | |||
Description
General part information
CD74HC4015 Series
The ’HC4015 consists of two identical, independent, 4-stage serial-input/parallel-output registers. Each register has independent Clock (CP) and Reset (MR) inputs as well as a single serial Data input. "Q" outputs are available from each of the four stages on both registers. All register stages are D-type, master-slave flip-flops. The logic level present at the Data input is transferred into the first register stage and shifted over one stage at each positive- going clock transition. Resetting of all stages is accomplished by a high level on the reset line.
The device can drive up to 10 low power Schottky equivalent loads. The ’HC4015 is an enhanced version of equivalent CMOS types.
The ’HC4015 consists of two identical, independent, 4-stage serial-input/parallel-output registers. Each register has independent Clock (CP) and Reset (MR) inputs as well as a single serial Data input. "Q" outputs are available from each of the four stages on both registers. All register stages are D-type, master-slave flip-flops. The logic level present at the Data input is transferred into the first register stage and shifted over one stage at each positive- going clock transition. Resetting of all stages is accomplished by a high level on the reset line.
Documents
Technical documentation and resources
