Zenode.ai Logo
Beta
20-DIP,R-PDIP-Txx
Integrated Circuits (ICs)

CD74AC563EG4

Obsolete
Texas Instruments

IC D-TYPE TRANSP SGL 8:8 20DIP

Deep-Dive with AI

Search across all available documentation for this part.

20-DIP,R-PDIP-Txx
Integrated Circuits (ICs)

CD74AC563EG4

Obsolete
Texas Instruments

IC D-TYPE TRANSP SGL 8:8 20DIP

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationCD74AC563EG4
Circuit [custom]8
Circuit [custom]8
Current - Output High, Low24 mA
Delay Time - Propagation3 ns
Independent Circuits1
Logic TypeD-Type Transparent Latch
Mounting TypeThrough Hole
Operating Temperature [Max]125 °C
Operating Temperature [Min]-55 °C
Output TypeTri-State
Package / Case20-DIP
Package / Case7.62 mm
Package / Case0.3 in
Supplier Device Package20-PDIP
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]1.5 V

SN74AC563 Series

Octal D-Type Transparent Latches With 3-State Outputs

PartPackage / Case [y]Package / CasePackage / Case [x]Mounting TypeDelay Time - PropagationCurrent - Output High, LowOutput TypeIndependent CircuitsVoltage - Supply [Min]Voltage - Supply [Max]Circuit [custom]Circuit [custom]Supplier Device PackageOperating Temperature [Max]Operating Temperature [Min]Logic TypePackage / Case [y]Package / CasePackage / Case
20-TSSOP
Texas Instruments
4.4 mm
20-TSSOP
0.173 in
Surface Mount
4.6 ns
24 mA
Tri-State
1
2 V
6 V
8
8
20-TSSOP
85 °C
-40 °C
D-Type Transparent Latch
20-SOIC Pkg
Texas Instruments
0.295 in
20-SOIC
Surface Mount
4.6 ns
24 mA
Tri-State
1
2 V
6 V
8
8
20-SOIC
85 °C
-40 °C
D-Type Transparent Latch
7.5 mm
PDIP (N)
Texas Instruments
20-DIP
Through Hole
4.6 ns
24 mA
Tri-State
1
2 V
6 V
8
8
20-PDIP
85 °C
-40 °C
D-Type Transparent Latch
7.62 mm
0.3 in
20-SOIC,DW
Texas Instruments
0.295 in
20-SOIC
Surface Mount
4.6 ns
24 mA
Tri-State
1
2 V
6 V
8
8
20-SOIC
85 °C
-40 °C
D-Type Transparent Latch
7.5 mm
20-TSSOP
Texas Instruments
4.4 mm
20-TSSOP
0.173 in
Surface Mount
4.6 ns
24 mA
Tri-State
1
2 V
6 V
8
8
20-TSSOP
85 °C
-40 °C
D-Type Transparent Latch
20-DIP,R-PDIP-Txx
Texas Instruments
20-DIP
Through Hole
3 ns
24 mA
Tri-State
1
1.5 V
5.5 V
8
8
20-PDIP
125 °C
-55 °C
D-Type Transparent Latch
7.62 mm
0.3 in
20-DIP,R-PDIP-Txx
Texas Instruments
20-DIP
Through Hole
3 ns
24 mA
Tri-State
1
1.5 V
5.5 V
8
8
20-PDIP
125 °C
-55 °C
D-Type Transparent Latch
7.62 mm
0.3 in
TEXTISSN74LVC245AIPWREP
Texas Instruments
4.4 mm
20-TSSOP
0.173 in
Surface Mount
4.6 ns
24 mA
Tri-State
1
2 V
6 V
8
8
20-TSSOP
85 °C
-40 °C
D-Type Transparent Latch
SSOP (DB)
Texas Instruments
20-SSOP
Surface Mount
4.6 ns
24 mA
Tri-State
1
2 V
6 V
8
8
20-SSOP
85 °C
-40 °C
D-Type Transparent Latch
20-SOIC,DW
Texas Instruments
0.295 in
20-SOIC
Surface Mount
4.6 ns
24 mA
Tri-State
1
2 V
6 V
8
8
20-SOIC
85 °C
-40 °C
D-Type Transparent Latch
7.5 mm

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$

Description

General part information

SN74AC563 Series

The ’AC563 devices are octal D-type transparent latches with 3-state outputs. When the latch-enable (LE) input is high, the Q\ outputs follow the complements of the data (D) inputs. When LE is taken low, the Q\ outputs are latched at the inverse logic levels set up at the D inputs.

A buffered output-enable (OE)\ input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

(OE)\ does not affect internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Documents

Technical documentation and resources

No documents available