CD54AC109F3A
ActiveDUAL POSITIVE-EDGE TRIGGERED J-K FLIP-FLOPS WITH SET AND RESET
Deep-Dive with AI
Search across all available documentation for this part.
CD54AC109F3A
ActiveDUAL POSITIVE-EDGE TRIGGERED J-K FLIP-FLOPS WITH SET AND RESET
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | CD54AC109F3A |
|---|---|
| Clock Frequency | 100 MHz |
| Current - Output High, Low | 24 mA |
| Current - Quiescent (Iq) | 4 çA |
| Function | Reset, Set(Preset) |
| Input Capacitance | 10 pF |
| Max Propagation Delay @ V, Max CL | 10.3 ns |
| Mounting Type | Through Hole |
| Number of Bits per Element | 1 |
| Number of Elements | 2 |
| Operating Temperature [Max] | 125 °C |
| Operating Temperature [Min] | -55 °C |
| Output Type | Complementary |
| Package / Case | 7.62 mm, 0.3 in |
| Package / Case | 16-CDIP |
| Supplier Device Package | 16-CDIP |
| Trigger Type | Positive Edge |
| Type | JK Type |
| Voltage - Supply [Max] | 5.5 V |
| Voltage - Supply [Min] | 1.5 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Texas Instruments | TUBE | 1 | $ 15.41 | |
| 100 | $ 13.46 | |||
| 250 | $ 10.38 | |||
| 1000 | $ 9.28 | |||
Description
General part information
CD54AC109 Series
The CD74AC109-Q1 device contains two independent J-K positive edge triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the J and K inputs that meets the setup-time requirements is transferred to the outputs on the positive-going edge of the clock (CLK) pulse. The device is qualified for automotive applications.
The CD74AC109-Q1 device contains two independent J-K positive edge triggered flip-flops. A low level at the preset (PRE) or clear (CLR) inputs sets or resets the outputs, regardless of the levels of the other inputs. When PRE and CLR are inactive (high), data at the J and K inputs that meets the setup-time requirements is transferred to the outputs on the positive-going edge of the clock (CLK) pulse. The device is qualified for automotive applications.
Documents
Technical documentation and resources