
Deep-Dive with AI
Search across all available documentation for this part.

Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | CD4015BPWR |
|---|---|
| Function | Serial to Parallel |
| Logic Type | Shift Register |
| Mounting Type | Surface Mount |
| Number of Bits per Element | 4 |
| Number of Elements | 2 |
| Operating Temperature [Max] | 125 °C |
| Operating Temperature [Min] | -55 °C |
| Output Type | Push-Pull |
| Package / Case | 16-TSSOP |
| Package / Case [x] | 0.173 in |
| Package / Case [y] | 4.4 mm |
| Supplier Device Package | 16-TSSOP |
| Voltage - Supply [Max] | 18 V |
| Voltage - Supply [Min] | 3 V |
CD4015B Series
CMOS Dual 4-Stage Static Shift Register
| Part | Logic Type | Mounting Type | Function | Voltage - Supply [Max] | Voltage - Supply [Min] | Supplier Device Package | Package / Case [x] | Package / Case | Package / Case [y] | Output Type | Number of Elements | Number of Bits per Element | Operating Temperature [Min] | Operating Temperature [Max] | Package / Case | Package / Case |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Texas Instruments | Shift Register | Surface Mount | Serial to Parallel | 18 V | 3 V | 16-TSSOP | 0.173 in | 16-TSSOP | 4.4 mm | Push-Pull | 2 | 4 | -55 °C | 125 °C | ||
Texas Instruments | Shift Register | Through Hole | Serial to Parallel | 18 V | 3 V | 16-PDIP | 16-DIP | Push-Pull | 2 | 4 | -55 °C | 125 °C | 0.3 in | 7.62 mm | ||
Texas Instruments | Shift Register | Surface Mount | Serial to Parallel | 18 V | 3 V | 16-SOIC | 0.154 in | 16-SOIC | 3.9 mm | Push-Pull | 2 | 4 | -55 °C | 125 °C | ||
Texas Instruments | Shift Register | Surface Mount | Serial to Parallel | 18 V | 3 V | 16-SO | 16-SOIC | Push-Pull | 2 | 4 | -55 °C | 125 °C | 0.209 " | 5.3 mm | ||
Texas Instruments | ||||||||||||||||
Texas Instruments | Shift Register | Surface Mount | Serial to Parallel | 18 V | 3 V | 16-SO | 16-SOIC | Push-Pull | 2 | 4 | -55 °C | 125 °C | 0.209 " | 5.3 mm | ||
Texas Instruments | Shift Register | Surface Mount | Serial to Parallel | 18 V | 3 V | 16-TSSOP | 0.173 in | 16-TSSOP | 4.4 mm | Push-Pull | 2 | 4 | -55 °C | 125 °C | ||
Texas Instruments | Shift Register | Through Hole | Serial to Parallel | 18 V | 3 V | 16-PDIP | 16-DIP | Push-Pull | 2 | 4 | -55 °C | 125 °C | 0.3 in | 7.62 mm |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Cut Tape (CT) | 1 | $ 0.82 | |
| 10 | $ 0.51 | |||
| 25 | $ 0.43 | |||
| 100 | $ 0.33 | |||
| 250 | $ 0.28 | |||
| 500 | $ 0.26 | |||
| 1000 | $ 0.23 | |||
| Digi-Reel® | 1 | $ 0.82 | ||
| 10 | $ 0.51 | |||
| 25 | $ 0.43 | |||
| 100 | $ 0.33 | |||
| 250 | $ 0.28 | |||
| 500 | $ 0.26 | |||
| 1000 | $ 0.23 | |||
| Tape & Reel (TR) | 2000 | $ 0.15 | ||
| Texas Instruments | LARGE T&R | 1 | $ 0.37 | |
| 100 | $ 0.25 | |||
| 250 | $ 0.19 | |||
| 1000 | $ 0.13 | |||
Description
General part information
CD4015B Series
CD4015B consists of two identical, independent, 4-stage serial-input/parallel-output registers. Each register has independent CLOCK and RESET inputs as well as a single serial DATA input. "Q" outputs are available from each of the four stages on both registers. All register stages are D-type, master-slave flip-flops. The logic level present at the DATA input is transferred into the first register stage and shifted over one stage at each positive-going clock transition. Resetting of all stages is accomplished by a high level on the reset line. Register expansion to 8 stages using one CD4015B package, or to more than 8 stages using additional CD4015B’s is possible.
The CD4015B-series types are supplied in 16-lead hermetic dual-in-line ceramic packages (F3A suffix), 16-lead dual-in-line plastic package (E suffix), 16-lead small-outline packages (M, M96, MT, and NSR suffixes), and 16-lead thin shrink small-outline packages (PW and PWR suffixes).
CD4015B consists of two identical, independent, 4-stage serial-input/parallel-output registers. Each register has independent CLOCK and RESET inputs as well as a single serial DATA input. "Q" outputs are available from each of the four stages on both registers. All register stages are D-type, master-slave flip-flops. The logic level present at the DATA input is transferred into the first register stage and shifted over one stage at each positive-going clock transition. Resetting of all stages is accomplished by a high level on the reset line. Register expansion to 8 stages using one CD4015B package, or to more than 8 stages using additional CD4015B’s is possible.
Documents
Technical documentation and resources