Zenode.ai Logo
Beta
SOP (NS)
Integrated Circuits (ICs)

SN74HC00NSR

Active
Texas Instruments

4-CH, 2-INPUT, 2-V TO 6-V 5.2 MA DRIVE STRENGTH NAND GATE

Deep-Dive with AI

Search across all available documentation for this part.

SOP (NS)
Integrated Circuits (ICs)

SN74HC00NSR

Active
Texas Instruments

4-CH, 2-INPUT, 2-V TO 6-V 5.2 MA DRIVE STRENGTH NAND GATE

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74HC00NSR
Current - Output High, Low [custom]5.2 mA
Current - Output High, Low [custom]5.2 mA
Input Logic Level - High [Max]4.2 V
Input Logic Level - High [Min]1.5 V
Input Logic Level - Low [Max]1.8 V
Input Logic Level - Low [Min]0.5 V
Logic TypeNAND Gate
Max Propagation Delay @ V, Max CL15 ns
Mounting TypeSurface Mount
Number of Circuits4
Number of Inputs2
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case14-SOIC
Package / Case [x]0.209 "
Package / Case [y]5.3 mm
Supplier Device Package14-SO
Voltage - Supply [Max]6 V
Voltage - Supply [Min]2 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 0.84
10$ 0.74
25$ 0.69
100$ 0.56
250$ 0.52
500$ 0.45
1000$ 0.36
Digi-Reel® 1$ 0.84
10$ 0.74
25$ 0.69
100$ 0.56
250$ 0.52
500$ 0.45
1000$ 0.36
Tape & Reel (TR) 2000$ 0.32
6000$ 0.30
10000$ 0.29
Texas InstrumentsLARGE T&R 1$ 0.63
100$ 0.43
250$ 0.33
1000$ 0.22

Description

General part information

SN74HC00-Q1 Series

This device contains four independent 2-input NAND gates. Each gate performs the Boolean function Y =A ● Bin positive logic.

This device contains four independent 2-input NAND gates. Each gate performs the Boolean function Y =A ● Bin positive logic.

Documents

Technical documentation and resources

Input and Output Characteristics of Digital Integrated Circuits

Application note

CMOS Power Consumption and CPD Calculation (Rev. B)

Application note

How to latch off a power converter that has a hiccup fault response

Technical article

Live Insertion

Application note

Optimizing Design of Electronic Meters with Logic and Translation Use Cases

Application note

SNx4HC00 Quadruple 2-Input NAND Gates datasheet (Rev. H)

Data sheet

Optimizing Asset Tracking Systems With Logic and Translation Use Cases

Application note

Implications of Slow or Floating CMOS Inputs (Rev. E)

Application note

Designing With Logic (Rev. C)

Application note

Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc

Application note

如何閉鎖具有打嗝模式故障回應的電源轉換器

Technical article

Optimizing Design of Smart Thermostats with Logic and Translation Use Cases (Rev. A)

Application note

SN54/74HCT CMOS Logic Family Applications and Restrictions

Application note

Signal Switch Data Book (Rev. A)

User guide

SIM Voltage Translation

Application brief

히컵 오류 응답을 지원하는 전력 컨버터를 래치하는 방법

Technical article

Optimizing AC Drive Control Panel Systems With Logic and Translation Use Cases

Application note

It’s all in the family: a brief guide to logic family selection

Technical article

Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)

Application note

LOGIC Pocket Data Book (Rev. B)

User guide

TI IBIS File Creation, Validation, and Distribution Processes

Application note

Logic Guide (Rev. AB)

Selection guide

Semiconductor Packing Material Electrostatic Discharge (ESD) Protection

Application note