Zenode.ai Logo
Beta
54-BGA-Micro-Jr-GRD
Integrated Circuits (ICs)

74ALVCH16373GRDR

Obsolete
Texas Instruments

IC 16BIT TRANSP D-LATCH 54-BGA

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsDatasheet
54-BGA-Micro-Jr-GRD
Integrated Circuits (ICs)

74ALVCH16373GRDR

Obsolete
Texas Instruments

IC 16BIT TRANSP D-LATCH 54-BGA

Deep-Dive with AI

DocumentsDatasheet

Technical Specifications

Parameters and characteristics for this part

Specification74ALVCH16373GRDR
Circuit [custom]8
Circuit [custom]8
Current - Output High, Low24 mA
Delay Time - Propagation1 ns
Independent Circuits2
Logic TypeD-Type Transparent Latch
Mounting TypeSurface Mount
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Output TypeTri-State
Package / Case54-TFBGA
Supplier Device PackageMicrostar Junior, 54-BGA
Supplier Device Package [x]8
Supplier Device Package [y]5.5
Voltage - Supply [Max]3.6 V
Voltage - Supply [Min]1.65 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$

Description

General part information

SN74ALVCH16373 Series

This 16-bit transparent D-type latch is designed for 1.65-V to 3.6-V VCCoperation.

The SN74ALVCH16373 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. This device can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable (OE)\ input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without need for interface or pullup components. OE\ does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

Documents

Technical documentation and resources