ZL40212LDG1
Active1:2 LVDS FANOUT BUFFER W/EXT. TERM. 16 VQFN 3X3X1MM TRAY ROHS COMPLIANT: YES
Deep-Dive with AI
Search across all available documentation for this part.
ZL40212LDG1
Active1:2 LVDS FANOUT BUFFER W/EXT. TERM. 16 VQFN 3X3X1MM TRAY ROHS COMPLIANT: YES
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | ZL40212LDG1 |
|---|---|
| Differential - Input:Output [custom] | True |
| Differential - Input:Output [custom] | True |
| Frequency - Max [Max] | 750 MHz |
| Input | LVCMOS, HCSL, CML, LVDS, LVPECL |
| Mounting Type | Surface Mount |
| Number of Circuits | 1 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Output | LVDS |
| Package / Case | 16-VFQFN Exposed Pad |
| Ratio - Input:Output [custom] | 1:2 |
| Supplier Device Package | 16-QFN (3x3) |
| Type | Fanout Buffer (Distribution) |
| Voltage - Supply [Max] | 3.465 V |
| Voltage - Supply [Min] | 2.375 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tray | 1 | $ 3.81 | |
| 25 | $ 3.18 | |||
| 100 | $ 3.06 | |||
| Microchip Direct | TRAY | 1 | $ 3.81 | |
| 25 | $ 3.18 | |||
| 100 | $ 2.89 | |||
| 1000 | $ 2.67 | |||
| 5000 | $ 2.54 | |||
| Newark | Each | 100 | $ 2.89 | |
Description
General part information
ZL40212 Series
The ZL40212 is an LVDS clock fanout buffer with two identical output clock drivers capable of operating at frequencies up to 750MHz.
Inputs to the ZL40212 are externally terminated to allow use of precision termination components and to allow full flexibility of input termination. The ZL40212 can accept DC coupled LVPECL or LVDS and AC coupled LVPECL, LVDS, CML or HCSL input signals; single ended input signals can also be accepted. A pin compatible device with internal termination is also available.
The ZL40212 is designed to fan out low-jitter reference clocks for wired or optical communications applications while adding minimal jitter to the clock signal. An internal linear power supply regulator and bulk capacitors minimize additive jitter due to power supply noise. The device operates from 2.5V+/-5% or 3.3V+/-5% supply. Its operation is guaranteed over the industrial temperature range -40°C to +85°C.
Documents
Technical documentation and resources