Zenode.ai Logo
Beta
16 SOIC
Integrated Circuits (ICs)

NLV14042BDR2G

Active
ON Semiconductor

IC LATCH TRANSPAR QUAD 16-SOIC

Deep-Dive with AI

Search across all available documentation for this part.

16 SOIC
Integrated Circuits (ICs)

NLV14042BDR2G

Active
ON Semiconductor

IC LATCH TRANSPAR QUAD 16-SOIC

Technical Specifications

Parameters and characteristics for this part

SpecificationNLV14042BDR2G
Circuit1:1
Current - Output High, Low [custom]8.8 mA
Current - Output High, Low [custom]8.8 mA
Delay Time - Propagation60 ns
Independent Circuits4
Logic TypeD-Type Transparent Latch
Mounting TypeSurface Mount
Operating Temperature [Max]125 °C
Operating Temperature [Min]-55 °C
Output TypeDifferential
Package / Case16-SOIC
Package / Case [x]0.154 in
Package / Case [y]3.9 mm
Supplier Device Package16-SOIC
Voltage - Supply [Max]18 V
Voltage - Supply [Min]3 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 1.04
10$ 0.61
25$ 0.51
100$ 0.39
250$ 0.34
500$ 0.31
1000$ 0.28
Digi-Reel® 1$ 1.04
10$ 0.61
25$ 0.51
100$ 0.39
250$ 0.34
500$ 0.31
1000$ 0.28
Tape & Reel (TR) 2500$ 0.20
NewarkEach (Supplied on Full Reel) 1$ 0.27
3000$ 0.27
6000$ 0.25
12000$ 0.23
18000$ 0.21
30000$ 0.20
ON SemiconductorN/A 1$ 0.21

Description

General part information

MC14042B Series

The MC14042B Quad Transparent Latch is constructed with MOS P-channel and N-channel enhancement mode devices in a single monolithic structure. Each latch has a separate data input, but all four latches share a common clock. The clock polarity (high or low) used to strobe data through the latches can be reversed using the polarity input. Information present at the data input is transferred to outputs Q and Q during the clock level which is determined by the polarity input. When the polarity input is in the logic "0" state, data is transferred during the low clock level, and when the polarity input is in the logic "1" state the transfer occurs during the high clock level.