
SN74LV4046ANSR
ActiveHIGH-SPEED CMOS LOGIC PHASE-LOCKED LOOP WITH VCO
Deep-Dive with AI
Search across all available documentation for this part.

SN74LV4046ANSR
ActiveHIGH-SPEED CMOS LOGIC PHASE-LOCKED LOOP WITH VCO
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | SN74LV4046ANSR |
|---|---|
| Differential - Input:Output | False |
| Divider/Multiplier | False |
| Frequency - Max [Max] | 38 MHz |
| Input | CMOS, TTL |
| Mounting Type | Surface Mount |
| Number of Circuits | 1 |
| Operating Temperature [Max] | 125 °C |
| Operating Temperature [Min] | -40 °C |
| Output | CMOS, TTL |
| Package / Case | 0.209 " |
| Package / Case | 16-SOIC |
| Package / Case | 5.3 mm |
| PLL | True |
| Ratio - Input:Output [custom] | 1:3 |
| Supplier Device Package | 16-SO |
| Type | Phase Lock Loop (PLL) |
| Voltage - Supply [Max] | 5.5 V |
| Voltage - Supply [Min] | 3 V |
SN74LV4046A Series
High-Speed CMOS Logic Phase-Locked Loop with VCO
| Part | PLL | Operating Temperature [Max] | Operating Temperature [Min] | Type | Package / Case | Package / Case | Package / Case | Divider/Multiplier | Frequency - Max [Max] | Ratio - Input:Output [custom] | Number of Circuits | Input | Output | Supplier Device Package | Mounting Type | Voltage - Supply [Max] | Voltage - Supply [Min] | Differential - Input:Output | Package / Case [y] | Package / Case [x] |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Texas Instruments | 125 °C | -40 °C | Phase Lock Loop (PLL) | 0.209 " | 16-SOIC | 5.3 mm | 38 MHz | 1:3 | 1 | CMOS TTL | CMOS TTL | 16-SO | Surface Mount | 5.5 V | 3 V | |||||
Texas Instruments | 125 °C | -40 °C | Phase Lock Loop (PLL) | 0.3 in | 16-DIP | 7.62 mm | 38 MHz | 1:3 | 1 | CMOS TTL | CMOS TTL | 16-PDIP | Through Hole | 5.5 V | 3 V | |||||
Texas Instruments | 125 °C | -40 °C | Phase Lock Loop (PLL) | 16-TFSOP | 38 MHz | 1:3 | 1 | CMOS TTL | CMOS TTL | 16-TVSOP | Surface Mount | 5.5 V | 3 V | 4.4 mm | 0.173 in | |||||
Texas Instruments | 125 °C | -40 °C | Phase Lock Loop (PLL) | 16-TSSOP | 38 MHz | 1:3 | 1 | CMOS TTL | CMOS TTL | 16-TSSOP | Surface Mount | 5.5 V | 3 V | 4.4 mm | 0.173 in | |||||
Texas Instruments | 125 °C | -40 °C | Phase Lock Loop (PLL) | 0.3 in | 16-DIP | 7.62 mm | 38 MHz | 1:3 | 1 | CMOS TTL | CMOS TTL | 16-PDIP | Through Hole | 5.5 V | 3 V | |||||
Texas Instruments | 125 °C | -40 °C | Phase Lock Loop (PLL) | 16-SOIC | 38 MHz | 1:3 | 1 | CMOS TTL | CMOS TTL | 16-SOIC | Surface Mount | 5.5 V | 3 V | 3.9 mm | 0.154 in | |||||
Texas Instruments | 125 °C | -40 °C | Phase Lock Loop (PLL) | 0.209 " | 16-SOIC | 5.3 mm | 38 MHz | 1:3 | 1 | CMOS TTL | CMOS TTL | 16-SO | Surface Mount | 5.5 V | 3 V | |||||
Texas Instruments | 125 °C | -40 °C | Phase Lock Loop (PLL) | 16-TSSOP | 38 MHz | 1:3 | 1 | CMOS TTL | CMOS TTL | 16-TSSOP | Surface Mount | 5.5 V | 3 V | 4.4 mm | 0.173 in | |||||
Texas Instruments | 125 °C | -40 °C | Phase Lock Loop (PLL) | 16-SOIC | 38 MHz | 1:3 | 1 | CMOS TTL | CMOS TTL | 16-SOIC | Surface Mount | 5.5 V | 3 V | 3.9 mm | 0.154 in | |||||
Texas Instruments | 125 °C | -40 °C | Phase Lock Loop (PLL) | 16-TSSOP | 38 MHz | 1:3 | 1 | CMOS TTL | CMOS TTL | 16-TSSOP | Surface Mount | 5.5 V | 3 V | 4.4 mm | 0.173 in |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Cut Tape (CT) | 1 | $ 1.60 | |
| Digi-Reel® | 1 | $ 1.60 | ||
| Tape & Reel (TR) | 2000 | $ 0.68 | ||
| 6000 | $ 0.64 | |||
| 10000 | $ 0.62 | |||
| Texas Instruments | LARGE T&R | 1 | $ 1.35 | |
| 100 | $ 1.04 | |||
| 250 | $ 0.76 | |||
| 1000 | $ 0.55 | |||
Description
General part information
SN74LV4046A Series
The SN74LV4046A is a high-speed silicon-gate CMOS device that is pin compatible with the CD4046B and the CD74HC4046. The device is specified in compliance with JEDEC Std 7.
The SN74LV4046A is a phase-locked loop (PLL) circuit that contains a linear voltage-controlled oscillator (VCO) and three different phase comparators (PC1, PC2, and PC3). A signal input and a comparator input are common to each comparator.
The signal input can be directly coupled to large voltage signals, or indirectly coupled (with a series capacitor) to small voltage signals. A self-bias input circuit keeps small voltage signals within the linear region of the input amplifiers. With a passive low-pass filter, the SN74LV4046A forms a second-order loop PLL. The excellent VCO linearity is achieved by the use of linear operational amplifier techniques. Various applications include telecommunications, digital phase-locked loop and signal generators.
Documents
Technical documentation and resources