Zenode.ai Logo
Beta
144-FCBGA
Integrated Circuits (ICs)

ADC09SJ800AAV

Active
Texas Instruments

SINGLE-CHANNEL, 9-BIT, 800-MSPS ANALOG-TO-DIGITAL CONVERTER (ADC) WITH JESD204C INTERFACE

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsDatasheet
144-FCBGA
Integrated Circuits (ICs)

ADC09SJ800AAV

Active
Texas Instruments

SINGLE-CHANNEL, 9-BIT, 800-MSPS ANALOG-TO-DIGITAL CONVERTER (ADC) WITH JESD204C INTERFACE

Deep-Dive with AI

DocumentsDatasheet

Technical Specifications

Parameters and characteristics for this part

SpecificationADC09SJ800AAV
ArchitecturePipelined, SAR
ConfigurationADC
Data InterfaceJESD204C, Serial
Input TypeDifferential
Mounting TypeSurface Mount
Number of A/D Converters1
Number of Bits9
Number of Inputs1
Operating Temperature [Max]125 °C
Operating Temperature [Min]-40 °C
Package / CaseFCBGA, 144-FBGA
Sampling Rate (Per Second)800 M
Supplier Device Package144-FCBGA (10x10)
Voltage - Supply, Analog [Max]2 V, 1.15 V
Voltage - Supply, Analog [Min]1.8 V, 1.05 V
Voltage - Supply, Digital [Max]1.15 V
Voltage - Supply, Digital [Min]1.05 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTray 168$ 29.17
Texas InstrumentsJEDEC TRAY (5+1) 1$ 29.07
100$ 25.84
250$ 21.24
1000$ 19.00

Description

General part information

ADC09SJ800 Series

ADC09xJ800 is a family of quad, dual and single channel, 9-bit, 800 MSPS analog-to-digital converters (ADC). Low power consumption, high sampling rate and 12-bit resolution makes the ADC09xJ800 ideally suited for a variety of multichannel communications and test systems.

Full-power input bandwidth (-3dB) of 6GHz enables direct RF sampling of L-band and S-band.

A number of clocking features are included to relax system hardware requirements, such as an internal phase-locked loop (PLL) with integrated voltage-controlled oscillator (VCO) to generate the sampling clock. Four clock outputs are provided to clock the logic and SerDes of the FPGA or ASIC. A timestamp input and output is provided for pulsed systems.

Documents

Technical documentation and resources