Zenode.ai Logo
Beta
64-LQFP
Integrated Circuits (ICs)

SN74ABTH18504APMR

Obsolete
Texas Instruments

IC SCAN TEST UNIV TXRX 64LQFP

Deep-Dive with AI

Search across all available documentation for this part.

64-LQFP
Integrated Circuits (ICs)

SN74ABTH18504APMR

Obsolete
Texas Instruments

IC SCAN TEST UNIV TXRX 64LQFP

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74ABTH18504APMR
Current - Output High, Low [custom]64 mA
Current - Output High, Low [custom]32 mA
Logic TypeScan Test Universal Bus Transceiver
Mounting TypeSurface Mount
Number of Circuits20-Bit
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case64-LQFP
Supplier Device Package64-LQFP (10x10)
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]4.5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$

Description

General part information

SN74ABTH18504A Series

The 'ABTH18504A and 'ABTH182504A scan test devices with 20-bit universal bus transceivers are members of the Texas Instruments SCOPETMtestability integrated-circuit family. This family of devices supports IEEE Standard 1149.1-1990 boundary scan to facilitate testing of complex circuit-board assemblies. Scan access to the test circuitry is accomplished via the 4-wire test access port (TAP) interface.

In the normal mode, these devices are 20-bit universal bus transceivers that combine D-type latches and D-type flip-flops to allow data flow in transparent, latched, or clocked modes. The test circuitry can be activated by the TAP to take snapshot samples of the data appearing at the device pins or to perform a self test on the boundary-test cells. Activating the TAP in the normal mode does not affect the functional operation of the SCOPETMuniversal bus transceivers.

Data flow in each direction is controlled by output-enable (and), latch-enable (LEAB and LEBA), clock-enable (and), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A-bus data is latched whileis high and/or CLKAB is held at a static low or high logic level. Otherwise, if LEAB is low andis low, A-bus data is stored on a low-to-high transition of CLKAB. Whenis low, the B outputs are active. Whenis high, the B outputs are in the high-impedance state. B-to-A data flow is similar to A-to-B data flow, but uses the, LEBA,, and CLKBA inputs.

Documents

Technical documentation and resources

No documents available