Zenode.ai Logo
Beta
8-TSSOP 8-MSOP
Integrated Circuits (ICs)

SY10EP08VKG

Obsolete
Microchip Technology

XOR / XNOR GATE, DUAL, 2 INPUT, 8 PINS, MSOP

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsDatasheet
8-TSSOP 8-MSOP
Integrated Circuits (ICs)

SY10EP08VKG

Obsolete
Microchip Technology

XOR / XNOR GATE, DUAL, 2 INPUT, 8 PINS, MSOP

Deep-Dive with AI

DocumentsDatasheet

Technical Specifications

Parameters and characteristics for this part

SpecificationSY10EP08VKG
Logic TypeXOR/XNOR Gate
Mounting TypeSurface Mount
Number of Circuits1
Number of Inputs2 Input
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Output TypeDifferential
Package / Case8-MSOP, 8-TSSOP
Package / Case3 mm
Package / Case [custom]0.118 in
Schmitt Trigger InputFalse
Supplier Device Package8-MSOP
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]3 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$

Description

General part information

10EP08 Series

The SY55851A are highly flexible, universal logic gates capable of up to 3.0GHz operation (SY55851A). These AnyGate® differential logic devices will produce all possible logic functions of two Boolean variables. They can be configured as any of the following gates: AND, NAND, OR, NOR, XOR, XNOR, DELAY, NEGATION (NOT). The SY55851 and SY55851A can also function as a 2-input multiplexer. The SY55851A is optimized for 50? loads. The differential inputs for both devices are normally terminated with a single resistor (100?) between the true and complement pins.Guaranteed AC parameters over temperature: fMAX > 3.0GHz (SY55851A) tr / tf < 100ps Propagation delay < 280ps Guaranteed operation over -40°C to +85°C temperature range Wide supply voltage range: 2.3V to 3.6V Single IC provides 8 logic functions 2:1 MUX capability Fully differential I/O Source terminated CML outputs for fast edge rates: SY55851A for 50? load Guaranteed matched propagation delays: Select (S)-to-out: < 280ps Input (A and B)-to-out: < 280ps Accepts PECL, LVPECL, CML input signals Functions as a PECL/LVPECL-to-CML translator Available in a 10-pin (3mm × 3mm) MSOP package

Documents

Technical documentation and resources