Integrated Circuits (ICs)

KAD5512P-25Q48

Obsolete

Renesas Electronics Corporation

12-BIT, 250MSPS SINGLE-CHANNEL ADC WITH LVDS/LVCMOS OUTPUTS

Deep-Dive with AI

Search across all available documentation for this part.

DocumentsDatasheet

Integrated Circuits (ICs)

KAD5512P-25Q48

Obsolete

Renesas Electronics Corporation

12-BIT, 250MSPS SINGLE-CHANNEL ADC WITH LVDS/LVCMOS OUTPUTS

Deep-Dive with AI

DocumentsDatasheet

Specifications Series Pricing Description Documents

Technical Specifications

Parameters and characteristics for this part

Specification	KAD5512P-25Q48

Architecture	SAR
Configuration	S/H-ADC
Data Interface	LVDS - Parallel, Parallel
Input Type	Differential
Mounting Type	Surface Mount
Number of A/D Converters	1
Number of Bits	12 bits
Number of Inputs	1
Operating Temperature [Max]	85 °C
Operating Temperature [Min]	-40 °C
Package / Case	48-VFQFN Exposed Pad
Ratio - S/H:ADC	1:1
Reference Type	Internal
Sampling Rate (Per Second)	250 M
Supplier Device Package	48-QFN (7x7)
Voltage - Supply, Analog [Max]	1.9 V
Voltage - Supply, Analog [Min]	1.7 V
Voltage - Supply, Digital [Max]	1.9 V
Voltage - Supply, Digital [Min]	1.7 V

KAD5512HP-25 Series

12-Bit, 500MSPS Single-Channel ADC, with LVDS/LVCMOS Outputs

Part	Input Type	Data Interface	Mounting Type	Operating Temperature [Max]	Operating Temperature [Min]	Number of A/D Converters	Number of Inputs	Reference Type	Architecture	Supplier Device Package	Sampling Rate (Per Second)	Package / Case	Voltage - Supply, Digital [Min]	Voltage - Supply, Digital [Max]	Number of Bits	Voltage - Supply, Analog [Max]	Voltage - Supply, Analog [Min]	Ratio - S/H:ADC	Configuration
Renesas Electronics Corporation KAD5512P-25Q48	Differential	LVDS - Parallel Parallel	Surface Mount	85 °C	-40 °C	1	1	Internal	SAR	48-QFN (7x7)	250 M	48-VFQFN Exposed Pad	1.7 V	1.9 V	12 bits	1.9 V	1.7 V	1:1	S/H-ADC
Renesas Electronics Corporation KAD5512HP-12Q48	Differential	LVDS - Parallel Parallel	Surface Mount	85 °C	-40 °C	1	1	Internal	SAR	48-QFN (7x7)	125 M	48-VFQFN Exposed Pad	1.7 V	1.9 V	12 bits	1.9 V	1.7 V	1:1	S/H-ADC
Renesas Electronics Corporation KAD5512HP-25Q72	Differential	LVDS - Parallel Parallel	Surface Mount	85 °C	-40 °C	1	1	Internal	SAR	72-QFN (10x10)	250 M	72-VFQFN Exposed Pad	1.7 V	1.9 V	12 bits	1.9 V	1.7 V	1:1	S/H-ADC
Renesas Electronics Corporation KAD5512P-50Q72	Differential	LVDS - Parallel Parallel	Surface Mount	85 °C	-40 °C	1	1	Internal	SAR	72-QFN (10x10)	500 M	72-VFQFN Exposed Pad	1.7 V	1.9 V	12 bits	1.9 V	1.7 V	1:1	S/H-ADC
Renesas Electronics Corporation KAD5512HP-25Q48	Differential	LVDS - Parallel Parallel	Surface Mount	85 °C	-40 °C	1	1	Internal	SAR	48-QFN (7x7)	250 M	48-VFQFN Exposed Pad	1.7 V	1.9 V	12 bits	1.9 V	1.7 V	1:1	S/H-ADC
Renesas Electronics Corporation KAD5512P-25Q72	Differential	LVDS - Parallel Parallel	Surface Mount	85 °C	-40 °C	1	1	Internal	SAR	72-QFN (10x10)	250 M	72-VFQFN Exposed Pad	1.7 V	1.9 V	12 bits	1.9 V	1.7 V	1:1	S/H-ADC
Renesas Electronics Corporation KAD5512P-17Q72	Differential	LVDS - Parallel Parallel	Surface Mount	85 °C	-40 °C	1	1	Internal	SAR	72-QFN (10x10)	170 M	72-VFQFN Exposed Pad	1.7 V	1.9 V	12 bits	1.9 V	1.7 V	1:1	S/H-ADC

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$

Description

General part information

KAD5512HP-25 Series

The KAD5512P-50 is a low-power, high performance, 12-bit, 500MSPS analog-to-digital converter designed with Intersil’s proprietary FemtoCharge™ technology on a standard CMOS process. The KAD5512P-50 is part of a pin-compatible portfolio of 10, 12 and 14-bit A/Ds with sample rates ranging from 125MSPS to 500MSPS. The device utilizes two time-interleaved 12-bit, 250MSPS A/D cores to achieve the ultimate sample rate of 500MSPS. A single 500MHz conversion clock is presented to the converter, and all interleave clocking is managed internally. A Serial Peripheral Interface (SPI) port allows for extensive configurability, as well as fine control of matching characteristics (gain, offset, skew) between the two converter cores. These adjustments allow the user to minimize spurs associated with the interleaving process. Digital output data is presented in selectable LVDS or CMOS formats. The KAD5512P-50 is available in a 72 Ld QFN package with an exposed paddle. Performance is specified across the full industrial temperature range (-40°C to +85°C).

Documents

Technical documentation and resources