Zenode.ai Logo
Beta
Product Image
Integrated Circuits (ICs)

SN74HC590ADWR

Active
Texas Instruments

RISING EDGE 2V~6V 1 24MHZ SOIC-16 COUNTERS, DIVIDERS ROHS

Deep-Dive with AI

Search across all available documentation for this part.

Product Image
Integrated Circuits (ICs)

SN74HC590ADWR

Active
Texas Instruments

RISING EDGE 2V~6V 1 24MHZ SOIC-16 COUNTERS, DIVIDERS ROHS

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

SpecificationSN74HC590ADWR
Count Rate24 MHz
DirectionUp
Logic TypeBinary Counter
Mounting TypeSurface Mount
Number of Bits per Element8
Number of Elements1
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Package / Case16-SOIC
Package / Case [x]0.295 in
Package / Case [y]7.5 mm
ResetAsynchronous
Supplier Device Package16-SOIC
Trigger TypePositive Edge
Voltage - Supply [Max]6 V
Voltage - Supply [Min]2 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 0.77
10$ 0.68
25$ 0.64
100$ 0.52
250$ 0.48
500$ 0.41
1000$ 0.33
Digi-Reel® 1$ 0.77
10$ 0.68
25$ 0.64
100$ 0.52
250$ 0.48
500$ 0.41
1000$ 0.33
Tape & Reel (TR) 2000$ 0.30
6000$ 0.28
10000$ 0.27
LCSCPiece 1$ 0.64
10$ 0.54
30$ 0.47
100$ 0.42
500$ 0.40
1000$ 0.39
Texas InstrumentsLARGE T&R 1$ 0.55
100$ 0.43
250$ 0.31
1000$ 0.22

Description

General part information

SN74HC590A Series

The 'HC590A devices contain an 8-bit binary counter that feeds an 8-bit storage register. The storage register has parallel outputs. Separate clocks are provided for both the binary counter and storage register. The binary counter features direct clear (CCLR)\ and count-enable (CCKEN)\ inputs. A ripple-carry output (RCO)\ is provided for cascading. Expansion is accomplished easily for two stages by connecting RCO\ of the first stage to CCKEN\ of the second stage. Cascading for larger count chains can be accomplished by connecting RCO\ of each stage to the counter clock (CCLK) input of the following stage.

CCLK and the register clock (RCLK) inputs are positive-edge triggered. If both clocks are connected together, the counter state always is one count ahead of the register. Internal circuitry prevents clocking from the clock enable.

The 'HC590A devices contain an 8-bit binary counter that feeds an 8-bit storage register. The storage register has parallel outputs. Separate clocks are provided for both the binary counter and storage register. The binary counter features direct clear (CCLR)\ and count-enable (CCKEN)\ inputs. A ripple-carry output (RCO)\ is provided for cascading. Expansion is accomplished easily for two stages by connecting RCO\ of the first stage to CCKEN\ of the second stage. Cascading for larger count chains can be accomplished by connecting RCO\ of each stage to the counter clock (CCLK) input of the following stage.

Documents

Technical documentation and resources