Specification	SN74ACT244IDWREP

Current - Output High, Low	24 mA
Logic Type	Buffer, Non-Inverting
Mounting Type	Surface Mount
Number of Bits per Element	4
Number of Elements	2
Operating Temperature [Max]	85 °C
Operating Temperature [Min]	-40 °C
Output Type	3-State
Package / Case	20-SOIC
Package / Case [y]	0.295 in
Package / Case [y]	7.5 mm
Supplier Device Package	20-SOIC
Voltage - Supply [Max]	5.5 V
Voltage - Supply [Min]	4.5 V

SN74ACT244-EP Series

Enhanced product 8-ch, 4.5-V to 5.5-V buffers with TTL-compatible CMOS inputs and 3-state outputs

Part	Output Type	Voltage - Supply [Min]	Voltage - Supply [Max]	Package / Case	Package / Case [y]	Package / Case [y]	Supplier Device Package	Mounting Type	Current - Output High, Low	Number of Bits per Element	Number of Elements	Operating Temperature [Max]	Operating Temperature [Min]	Logic Type	Package / Case	Package / Case	Package / Case [x]	Operating Temperature [Max]	Operating Temperature [Min]
Texas Instruments SN74ACT244DWR	3-State	4.5 V	5.5 V	20-SOIC	0.295 in	7.5 mm	20-SOIC	Surface Mount	24 mA	4	2	85 °C	-40 °C	Buffer Non-Inverting
Texas Instruments SN74ACT244N-NG	3-State	4.5 V	5.5 V	20-DIP			20-PDIP	Through Hole	24 mA	4	2	85 °C	-40 °C	Buffer Non-Inverting	7.62 mm	0.3 in
Texas Instruments SN74ACT244PWRE4	3-State	4.5 V	5.5 V	20-TSSOP	4.4 mm		20-TSSOP	Surface Mount	24 mA	4	2	85 °C	-40 °C	Buffer Non-Inverting			0.173 in
Texas Instruments SN74ACT244NG4	3-State	4.5 V	5.5 V	20-DIP			20-PDIP	Through Hole	24 mA	4	2	85 °C	-40 °C	Buffer Non-Inverting	7.62 mm	0.3 in
Texas Instruments CD74ACT244M	3-State	4.5 V	5.5 V	20-SOIC	0.295 in	7.5 mm	20-SOIC	Surface Mount	24 mA	4	2	85 °C	-40 °C	Buffer Non-Inverting
Texas Instruments SN74ACT244N	3-State	4.5 V	5.5 V	20-DIP			20-PDIP	Through Hole	24 mA	4	2	85 °C	-40 °C	Buffer Non-Inverting	7.62 mm	0.3 in
Texas Instruments SN74ACT244DWRE4	3-State	4.5 V	5.5 V	20-SOIC	0.295 in	7.5 mm	20-SOIC	Surface Mount	24 mA	4	2	85 °C	-40 °C	Buffer Non-Inverting
Texas Instruments SN74ACT244RKSR	3-State	4.5 V	5.5 V	20-VFQFN Exposed Pad			20-VQFN (2.5x4.5)	Surface Mount	24 mA	4	2	85 °C	-40 °C	Buffer Non-Inverting
Texas Instruments SN74ACT244MNSREP	3-State	4.5 V	5.5 V	20-SOIC			20-SO	Surface Mount	24 mA	4	2			Buffer Non-Inverting	5.3 mm	0.209 "		125 °C	-55 °C
Texas Instruments SN74ACT244IDWREP	3-State	4.5 V	5.5 V	20-SOIC	0.295 in	7.5 mm	20-SOIC	Surface Mount	24 mA	4	2	85 °C	-40 °C	Buffer Non-Inverting

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

Distributor	Package	Quantity	$

Digikey	Cut Tape (CT)	1	$ 2.94
		10	$ 2.64
		25	$ 2.50
		100	$ 2.17
		250	$ 2.06
		500	$ 1.84
		1000	$ 1.56
	Digi-Reel®	1	$ 2.94
		10	$ 2.64
		25	$ 2.50
		100	$ 2.17
		250	$ 2.06
		500	$ 1.84
		1000	$ 1.56
	Tape & Reel (TR)	2000	$ 1.48
		6000	$ 1.42
Texas Instruments	LARGE T&R	1	$ 2.56
		100	$ 2.24
		250	$ 1.57
		1000	$ 1.26

Description

General part information

SN74ACT244-EP Series

The SN74ACT244-EP octal buffer/driver is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device is organized as two 4-bit buffers/drivers with separate output-enable (OE) inputs. WhenOEis low, the device passes noninverted data from the A inputs to the Y outputs. WhenOEis high, the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,OEshould be tied to VCCthrough a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Documents

Technical documentation and resources

SN74ACT244IDWREP

Deep-Dive with AI

SN74ACT244IDWREP

Deep-Dive with AI

Technical Specifications

SN74ACT244-EP Series

Pricing

Description

SN74ACT244-EP Series

Documents

Logic Guide (Rev. AB)

Using High Speed CMOS and Advanced CMOS in Systems With Multiple Vcc

LOGIC Pocket Data Book (Rev. B)

SN74ACT244-EP datasheet (Rev. B)

Implications of Slow or Floating CMOS Inputs (Rev. E)

Semiconductor Packing Material Electrostatic Discharge (ESD) Protection

Designing With Logic (Rev. C)

TI IBIS File Creation, Validation, and Distribution Processes

Understanding and Interpreting Standard-Logic Data Sheets (Rev. C)

Selecting the Right Level Translation Solution (Rev. A)

CMOS Power Consumption and CPD Calculation (Rev. B)

SN74ACT244-EP Series