
PIC32CX5112MTG128-I/X9B
ActiveSINGLE CORE, 512KB FLASH, 128KB
Deep-Dive with AI
Search across all available documentation for this part.

PIC32CX5112MTG128-I/X9B
ActiveSINGLE CORE, 512KB FLASH, 128KB
Deep-Dive with AI
Technical Specifications
Parameters and characteristics for this part
| Specification | PIC32CX5112MTG128-I/X9B |
|---|---|
| Connectivity | IrDA, SPI, I2C, Flexcomm, UART/USART |
| Core Processor | ARM® Cortex®-M4F |
| Core Size | 32-Bit |
| Data Converters [custom] | 12 b |
| Data Converters [custom] | 8 |
| Mounting Type | Surface Mount |
| Number of I/O | 102 |
| Operating Temperature [Max] | 85 °C |
| Operating Temperature [Min] | -40 °C |
| Oscillator Type | Internal |
| Package / Case | 128-TQFP Exposed Pad |
| Peripherals | POR, WDT, LCD, Brown-out Detect/Reset, PWM |
| Program Memory Size | 1 MB |
| Program Memory Type | FLASH |
| RAM Size | 128 K |
| Speed | 200 MHz |
| Supplier Device Package | 128-TQFP-EP (14x14) |
| Voltage - Supply (Vcc/Vdd) [Max] | 3.6 V |
| Voltage - Supply (Vcc/Vdd) [Min] | 2.25 V |
PIC32CX5112MTSH128 Series
PIC32CX5112MTSH128
| Part | Voltage - Supply (Vcc/Vdd) [Max] | Voltage - Supply (Vcc/Vdd) [Min] | Peripherals | Oscillator Type | Operating Temperature [Max] | Operating Temperature [Min] | Program Memory Size | Mounting Type | Data Converters [custom] | Data Converters [custom] | Number of I/O | Speed | Core Processor | Package / Case | Program Memory Type | Supplier Device Package | Core Size | Connectivity | RAM Size | Core Size [custom] |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Microchip Technology | 3.6 V | 2.25 V | Brown-out Detect/Reset LCD POR PWM WDT | Internal | 85 °C | -40 °C | 1 MB | Surface Mount | 12 b | 8 | 102 | 200 MHz | ARM® Cortex®-M4F | 128-TQFP Exposed Pad | FLASH | 128-TQFP-EP (14x14) | 32-Bit | Flexcomm I2C IrDA SPI UART/USART | 128 K | |
Microchip Technology | 3.6 V | 2.25 V | Brown-out Detect/Reset LCD POR PWM WDT | Internal | 85 °C | -40 °C | 512 KB | Surface Mount | 12 b | 8 | 102 | 200 MHz | ARM® Cortex®-M4F | 128-TQFP Exposed Pad | FLASH | 128-TQFP-EP (14x14) | Flexcomm I2C IrDA SPI UART/USART | 128 K | 32-Bit Dual-Core | |
Microchip Technology | 3.6 V | 2.25 V | Brown-out Detect/Reset LCD POR PWM WDT | Internal | 85 °C | -40 °C | 1 MB | Surface Mount | 12 b | 8 | 102 | 200 MHz | ARM® Cortex®-M4F | 128-TQFP Exposed Pad | FLASH | 128-TQFP-EP (14x14) | 32-Bit | Flexcomm I2C IrDA SPI UART/USART | 128 K | |
Microchip Technology | 3.6 V | 2.25 V | Brown-out Detect/Reset LCD POR PWM WDT | Internal | 85 °C | -40 °C | 512 KB | Surface Mount | 12 b | 8 | 102 | 200 MHz | ARM® Cortex®-M4F | 128-TQFP Exposed Pad | FLASH | 128-TQFP-EP (14x14) | Flexcomm I2C IrDA SPI UART/USART | 128 K | 32-Bit Dual-Core | |
Microchip Technology | ||||||||||||||||||||
Microchip Technology |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tray | 180 | $ 5.78 | |
| Microchip Direct | TRAY | 1 | $ 6.96 | |
| 25 | $ 6.38 | |||
| 100 | $ 5.78 | |||
| 1000 | $ 5.31 | |||
| 5000 | $ 5.06 | |||
Description
General part information
PIC32CX5112MTSH128 Series
The Microchip PIC32CXMTC series is a family of system-on-chip solutions built around dual 32-bit Arm® Cortex®-M4F RISC processors. The series features an optimized two-wire interface for reducing the isolated interconnect with Microchip's Analog Front End (AFE), making these devices particularly well suited for applications such as polyphase shunt smart meters.
With the Application core running at a maximum speed of 200 MHz, and up to 240 MHz for the Metrology core, PIC32CX5112MTC128 includes 512 kBytes of embedded Flash, 176 kBytes of SRAM and 16 kB of Instruction and 8 kB of Data Cache/Tightly Coupled Memory (TCM) on-chip. PIC32CX5112MTC128 has been designed to meet the requirements of international Metering standards, with a distinct separation between Application/Communication and Metrology functions. Each core features an embedded Memory Protection Unit (MPU) and a high-speed bus matrix, ensuring protection of the legally relevant code from both core and peripherals access.
Documents
Technical documentation and resources