CDCE6214RGER
ActiveULTRA-LOW POWER CLOCK GENERATOR WITH ONE PLL, FOUR DIFFERENTIAL OUTPUT
Deep-Dive with AI
Search across all available documentation for this part.
CDCE6214RGER
ActiveULTRA-LOW POWER CLOCK GENERATOR WITH ONE PLL, FOUR DIFFERENTIAL OUTPUT
Technical Specifications
Parameters and characteristics for this part
| Specification | CDCE6214RGER |
|---|---|
| Differential - Input:Output [custom] | True |
| Differential - Input:Output [custom] | True |
| Divider/Multiplier | Yes/No |
| Frequency - Max [Max] | 328.125 MHz |
| Input | Single-Ended, Differential, LVCMOS |
| Mounting Type | Surface Mount |
| Number of Circuits | 1 |
| Operating Temperature [Max] | 105 °C |
| Operating Temperature [Min] | -40 °C |
| Output | LVDS, LVCMOS, LP-HCSL |
| Package / Case | 24-VFQFN Exposed Pad |
| PLL | True |
| Ratio - Input:Output | 2:5 |
| Supplier Device Package | 24-VQFN (4x4) |
| Type | Clock Generator |
| Voltage - Supply [Max] | 3.465 V |
| Voltage - Supply [Min] | 1.71 V |
Pricing
Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly
| Distributor | Package | Quantity | $ | |
|---|---|---|---|---|
| Digikey | Tape & Reel (TR) | 3000 | $ 2.82 | |
| Texas Instruments | LARGE T&R | 1 | $ 3.86 | |
| 100 | $ 3.15 | |||
| 250 | $ 2.48 | |||
| 1000 | $ 2.10 | |||
Description
General part information
CDCE6214-Q1 Series
The CDCE6214 is a four-channel, ultra-low power, medium grade jitter, clock generator that can generate five independent clock outputs selectable between various modes of drivers. The input source could be a single-ended or differential input clock source, or a crystal. The CDCE6214 features a frac-N PLL to synthesize unrelated base frequency from any input frequency. The CDCE6214 can be configured through the I2C interface. In the absence of the serial interface, the GPIO pins can be used in Pin Mode to configure the product into distinctive configurations.
On-chip EEPROM can be used to change the configuration, which is pre-selectable through the pins. The device provides frequency margining options with glitch-free operation to support system design verification tests (DVT) and Ethernet Audio-Video Bridging (eAVB). Fine frequency margining is available on any output channel by steering the fractional feedback divider in DCO mode.
Internal power conditioning provides excellent power supply ripple rejection (PSRR), reducing the cost and complexity of the power delivery network. The analog and digital core blocks operate from either a 1.8-V, 2.5-V, or 3.3-V ±5% supply, and output blocks operate from a 1.8-V, 2.5-V, or 3.3-V ±5% supply.
