Zenode.ai Logo
Beta
48-SSOP
Integrated Circuits (ICs)

74ACT16373DLRG4

Unknown
Texas Instruments

IC D-TYPE TRANSP DUL 8:8 48SSOP

Deep-Dive with AI

Search across all available documentation for this part.

48-SSOP
Integrated Circuits (ICs)

74ACT16373DLRG4

Unknown
Texas Instruments

IC D-TYPE TRANSP DUL 8:8 48SSOP

Deep-Dive with AI

Technical Specifications

Parameters and characteristics for this part

Specification74ACT16373DLRG4
Circuit [custom]8
Circuit [custom]8
Current - Output High, Low24 mA
Delay Time - Propagation9.3 ns
Independent Circuits2
Logic TypeD-Type Transparent Latch
Mounting TypeSurface Mount
Operating Temperature [Max]85 °C
Operating Temperature [Min]-40 °C
Output TypeTri-State
Package / Case48-BSSOP
Package / Case [y]0.295 in
Package / Case [y]7.5 mm
Supplier Device Package48-SSOP
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]4.5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyTape & Reel (TR) 1000$ 1.05
2000$ 0.98
5000$ 0.94
10000$ 0.90

Description

General part information

SN74ACT16373-EP Series

The SN74ACT16373Q-EP is a 16-bit D-type transparent latch with 3-state outputs, designed specifically for driving highly capacitive or relatively low-impedance loads. It is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.

This device can be used as two 8-bit latches or one 16-bit latch. The Q outputs of the latches follow the data (D) inputs if the latch-enable (LE) input is taken high. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable (OE)\ input can be used to place the outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines in a bus-organized system, without need for interface or pullup components.

Documents

Technical documentation and resources

No documents available