Zenode.ai Logo
Beta
SSOP (DB)
Integrated Circuits (ICs)

CD74ACT273SM96

Active
Texas Instruments

FLIP FLOP D-TYPE BUS INTERFACE POS-EDGE PUSH-PULL 1-ELEMENT 20-PIN SSOP T/R

SSOP (DB)
Integrated Circuits (ICs)

CD74ACT273SM96

Active
Texas Instruments

FLIP FLOP D-TYPE BUS INTERFACE POS-EDGE PUSH-PULL 1-ELEMENT 20-PIN SSOP T/R

Technical Specifications

Parameters and characteristics for this part

SpecificationCD74ACT273SM96
Clock Frequency85 MHz
Current - Output High, Low24 mA
Current - Quiescent (Iq)8 ÁA
Input Capacitance10 pF
Max Propagation Delay @ V, Max CL13.5 ns
Mounting TypeSurface Mount
Number of Bits per Element8
Number of Elements1
Operating Temperature [Max]125 °C
Operating Temperature [Min]-55 °C
Output TypeNon-Inverted
Package / Case20-SSOP
Supplier Device Package20-SSOP
Trigger TypePositive Edge
TypeD-Type
Voltage - Supply [Max]5.5 V
Voltage - Supply [Min]4.5 V

Pricing

Prices provided here are for design reference only. For realtime values and availability, please visit the distributors directly

DistributorPackageQuantity$
DigikeyCut Tape (CT) 1$ 0.95
10$ 0.85
25$ 0.81
100$ 0.66
250$ 0.62
500$ 0.55
1000$ 0.43
Digi-Reel® 1$ 0.95
10$ 0.85
25$ 0.81
100$ 0.66
250$ 0.62
500$ 0.55
1000$ 0.43
Tape & Reel (TR) 2000$ 0.40
6000$ 0.38
10000$ 0.37
Texas InstrumentsLARGE T&R 1$ 0.78
100$ 0.60
250$ 0.44
1000$ 0.31

Description

General part information

CD74ACT273 Series

The ’AC273 and ’ACT273 devices are octal D-type flip-flops with reset that utilize advanced CMOS logic technology. Information at the D input is transferred to the Q output on the positive-going edge of the clock pulse. All eight flip-flops are controlled by a common clock (CP) and a common reset (MR). Resetting is accomplished by a low voltage level independent of the clock.

The ’AC273 and ’ACT273 devices are octal D-type flip-flops with reset that utilize advanced CMOS logic technology. Information at the D input is transferred to the Q output on the positive-going edge of the clock pulse. All eight flip-flops are controlled by a common clock (CP) and a common reset (MR). Resetting is accomplished by a low voltage level independent of the clock.